

Quad 2-input NAND gate


74ALS00A

| TYPE     | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|----------|---------------------------|--------------------------------|
| 74ALS00A | 4.0ns                     | 1.0mA                          |

ORDERING INFORMATION

| DESCRIPTION                    | ORDER CODE                                                                                      | DRAWING NUMBER |
|--------------------------------|-------------------------------------------------------------------------------------------------|----------------|
|                                | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ ,<br>$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ |                |
| 14-pin plastic DIP             | 74ALS00AN                                                                                       | SOT27-1        |
| 14-pin plastic SO              | 74ALS00AD                                                                                       | SOT108-1       |
| 14-pin plastic SSOP<br>Type II | 74ALS00ADB                                                                                      | SOT337-1       |

PIN CONFIGURATION




INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS   | DESCRIPTION | 74ALS (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|--------|-------------|-----------------------|---------------------|
| nA, nB | Data inputs | 1.0/1.0               | 20 $\mu$ A/0.1mA    |
| nY     | Data output | 20/80                 | 0.4mA/8mA           |

NOTE: One (1.0) ALS unit load is defined as: 20 $\mu$ A in the High state and 0.1mA in the Low state.


LOGIC SYMBOL



IEC/IEEE SYMBOL



LOGIC DIAGRAM



FUNCTION TABLE

| INPUTS |    | OUTPUT |
|--------|----|--------|
| nA     | nB | nY     |
| H      | H  | L      |
| L      | X  | H      |
| X      | L  | H      |

H = High voltage level  
L = Low voltage level  
X = Don't care

Quad 2-input NOR gate


74ALS02

| TYPE    | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|---------|---------------------------|--------------------------------|
| 74ALS02 | 4.0ns                     | 1.0mA                          |

ORDERING INFORMATION

| DESCRIPTION        | ORDER CODE                                                                        | DRAWING NUMBER |
|--------------------|-----------------------------------------------------------------------------------|----------------|
|                    | COMMERCIAL RANGE<br>V <sub>CC</sub> = 5V ±10%,<br>T <sub>amb</sub> = 0°C to +70°C |                |
| 14-pin plastic DIP | 74ALS02N                                                                          | SOT27-1        |
| 14-pin plastic SO  | 74ALS02D                                                                          | SOT108-1       |

PIN CONFIGURATION




INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS   | DESCRIPTION | 74ALS (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|--------|-------------|-----------------------|---------------------|
| nA, nB | Data inputs | 1.0/1.0               | 20µA/0.1mA          |
| nY     | Data output | 20/80                 | 0.4mA/8mA           |

NOTE: One (1.0) ALS unit load is defined as: 20µA in the High state and 0.1mA in the Low state.


LOGIC SYMBOL



IEC/IEEE SYMBOL



LOGIC DIAGRAM



FUNCTION TABLE

| INPUTS |    | OUTPUT |
|--------|----|--------|
| nA     | nB | nY     |
| H      | H  | L      |
| L      | X  | H      |
| X      | L  | H      |

H = High voltage level  
L = Low voltage level  
X = Don't care

Data selector/multiplexer

74ALS157/74ALS158

74ALS157 Quad 2-input data selector/multiplexer, non-inverting  
74ALS158 Quad 2-input data selector/multiplexer, inverting

DESCRIPTION

The 74ALS157 is a quad 2-input multiplexer which selects 4 bits of data from one of two sources under the control of a common select input (S). The enable input ( $\overline{E}$ ) is active when Low. When  $\overline{E}$  is High, all of the outputs (Yn) are forced Low regardless of all other input conditions.

Moving data from two registers to a common output bus is a typical use of the 74ALS157. The state of the select input determines the particular register from which data comes.

The device is the logic implementation of 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the select input. The 74ALS158 is similar but has inverting outputs (Yn).

| TYPE     | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|----------|---------------------------|--------------------------------|
| 74ALS157 | 6.0ns                     | 6mA                            |
| 74ALS158 | 6.0ns                     | 6mA                            |

ORDERING INFORMATION


| DESCRIPTION        | ORDER CODE                                                                        | DRAWING NUMBER |
|--------------------|-----------------------------------------------------------------------------------|----------------|
|                    | COMMERCIAL RANGE<br>V <sub>CC</sub> = 5V ±10%,<br>T <sub>amb</sub> = 0°C to +70°C |                |
| 16-pin plastic DIP | 74ALS157N, 74ALS158N                                                              | SOT38-4        |
| 16-pin plastic SO  | 74ALS157D, 74ALS158D                                                              | SOT109-1       |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS                                                                  | DESCRIPTION  | 74ALS (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|-----------------------------------------------------------------------|--------------|-----------------------|---------------------|
| I <sub>1a</sub> , I <sub>1b</sub> , I <sub>1c</sub> , I <sub>1d</sub> | Data inputs  | 1.0/1.0               | 20µA/0.1mA          |
| S                                                                     | Select input | 1.0/1.0               | 20µA/0.1mA          |
| $\overline{E}$                                                        | Enable input | 1.0/1.0               | 20µA/0.1mA          |
| Y <sub>a</sub> – Y <sub>d</sub> , $\overline{Y}_a$ – $\overline{Y}_d$ | Data outputs | 20/240                | 0.4mA/24mA          |

NOTE: One (1.0) ALS unit load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION – 74ALS157




PIN CONFIGURATION – 74ALS158



LOGIC SYMBOL – 74ALS157




LOGIC SYMBOL – 74ALS158




Data selector/multiplexer

74ALS157/74ALS158


IEC/IEEE SYMBOL – 74ALS157




IEC/IEEE SYMBOL – 74ALS158



LOGIC DIAGRAM – 74ALS157



LOGIC DIAGRAM – 74ALS158



FUNCTION TABLE – 74ALS157

| INPUTS    |   |     |     | OUTPUTS |
|-----------|---|-----|-----|---------|
| $\bar{E}$ | S | I0n | I1n | Yn      |
| H         | X | X   | X   | L       |
| L         | L | L   | X   | L       |
| L         | L | H   | X   | H       |
| L         | H | X   | L   | L       |
| L         | H | X   | H   | H       |

H = High voltage level  
L = Low voltage level  
X = Don't care

FUNCTION TABLE – 74ALS158

| INPUTS    |   |     |     | OUTPUTS    |
|-----------|---|-----|-----|------------|
| $\bar{E}$ | S | I0n | I1n | $\bar{Y}n$ |
| H         | X | X   | X   | H          |
| L         | L | L   | X   | H          |
| L         | L | H   | X   | L          |
| L         | H | X   | L   | H          |
| L         | H | X   | H   | L          |

H = High voltage level  
L = Low voltage level  
X = Don't care

8-input multiplexer

74ALS151

FEATURES

- 8-to-1 multiplexing
- On chip decoding
- Multi-function capability
- Complementary outputs
- See 74ALS251 for 3-State version


DESCRIPTION

The 74ALS151 is a logic implementation of a single 8-position switch with the switch position controlled by the state of three select (S0, S1, S2) inputs. True (Y) and complementary ( $\bar{Y}$ ) outputs are both provided.

The enable ( $\bar{E}$ ) is active-Low. When  $\bar{E}$  is High, Y output is Low and the  $\bar{Y}$  output is High regardless of all other inputs.

| TYPE     | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|----------|---------------------------|--------------------------------|
| 74ALS151 | 8.0ns                     | 8.0mA                          |

PIN CONFIGURATION



ORDERING INFORMATION


| DESCRIPTION        | ORDER CODE                                                                                      | DRAWING NUMBER |
|--------------------|-------------------------------------------------------------------------------------------------|----------------|
|                    | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ ,<br>$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ |                |
| 16-pin plastic DIP | 74ALS151N                                                                                       | SOT38-4        |
| 16-pin plastic SO  | 74ALS151D                                                                                       | SOT109-1       |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS         | DESCRIPTION               | 74ALS (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|--------------|---------------------------|-----------------------|---------------------|
| I0 – I7      | Data inputs               | 1.0/1.0               | 20 $\mu$ A/0.1mA    |
| S0 – S2      | Select inputs             | 1.0/1.0               | 20 $\mu$ A/0.1mA    |
| $\bar{E}$    | Enable input (active-Low) | 1.0/1.0               | 20 $\mu$ A/0.1mA    |
| Y, $\bar{Y}$ | Data outputs              | 130/240               | 2.6mA/24mA          |

NOTE: One (1.0) ALS unit load is defined as: 20 $\mu$ A in the High state and 0.1mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



8-input multiplexer

74ALS151

LOGIC DIAGRAM



FUNCTION TABLE

| INPUTS |    |    |                | OUTPUTS |                 |
|--------|----|----|----------------|---------|-----------------|
| S2     | S1 | S0 | $\overline{E}$ | Y       | $\overline{Y}$  |
| X      | X  | X  | H              | L       | H               |
| L      | L  | L  | L              | I0      | $\overline{I0}$ |
| L      | L  | H  | L              | I1      | $\overline{I1}$ |
| L      | H  | L  | L              | I2      | $\overline{I2}$ |
| L      | H  | H  | L              | I3      | $\overline{I3}$ |
| H      | L  | L  | L              | I4      | $\overline{I4}$ |
| H      | L  | H  | L              | I5      | $\overline{I5}$ |
| H      | H  | L  | L              | I6      | $\overline{I6}$ |
| H      | H  | H  | L              | I7      | $\overline{I7}$ |

H = High voltage level  
L = Low voltage level  
X = Don't care

Dual 4-input multiplexer

74ALS153

FEATURES

- Non-inverting outputs
- Common select outputs
- Separate enable for each section
- See 74ALS253 for 3-State version


DESCRIPTION

The 74ALS153 has two identical 4-input multiplexer with 3-State outputs which selects two bits of data from four sources by using common select inputs (S0, S1). The two 4-input multiplexer circuits have individual active-Low enables ( $\overline{E}a$ ,  $\overline{E}b$ ) which can be used to strobe the outputs independently. Outputs (Ya, Yb) are forced Low when the corresponding enable is high.

The 74ALS153 is the logic implementation of a 2-pole, 4-position switch where the position of the switch is determined by the logic levels supplied to the common select inputs.

| TYPE     | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|----------|---------------------------|--------------------------------|
| 74ALS153 | 7.0ns                     | 6.5mA                          |

PIN CONFIGURATION



ORDERING INFORMATION


| DESCRIPTION                    | ORDER CODE                                                                                      | DRAWING NUMBER |
|--------------------------------|-------------------------------------------------------------------------------------------------|----------------|
|                                | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ ,<br>$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ |                |
| 16-pin plastic DIP             | 74ALS153N                                                                                       | SOT38-4        |
| 16-pin plastic SO              | 74ALS153D                                                                                       | SOT109-1       |
| 16-pin plastic SSOP<br>Type II | 74ALS153DB                                                                                      | SOT338-1       |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS            | DESCRIPTION          | 74ALS (U.L.)<br>HIGH/LOW | LOAD VALUE<br>HIGH/LOW |
|-----------------|----------------------|--------------------------|------------------------|
| I0a – I3a       | Port A data inputs   | 1.0/1.0                  | 20 $\mu$ A/0.1mA       |
| I0b – I3b       | Port B data inputs   | 1.0/1.0                  | 20 $\mu$ A/0.1mA       |
| S0, S1          | Common select inputs | 1.0/1.0                  | 20 $\mu$ A/0.1mA       |
| $\overline{E}a$ | Port A enable input  | 1.0/1.0                  | 20 $\mu$ A/0.1mA       |
| $\overline{E}b$ | Port B enable input  | 1.0/1.0                  | 20 $\mu$ A/0.1mA       |
| Ya, Yb          | Data outputs         | 130/240                  | 2.6mA/24mA             |

NOTE: One (1.0) ALS unit load is defined as: 20 $\mu$ A in the High state and 0.1mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



Dual 4-input multiplexer

74ALS153

LOGIC DIAGRAM



FUNCTION TABLE

| INPUTS |    |     |     |     |     |            | OUTPUT |
|--------|----|-----|-----|-----|-----|------------|--------|
| S0     | S1 | I0n | I1n | I2n | I3n | $\bar{E}n$ | Yn     |
| L      | L  | L   | X   | X   | X   | L          | L      |
| L      | L  | H   | X   | X   | X   | L          | H      |
| H      | L  | X   | L   | X   | X   | L          | L      |
| H      | L  | X   | H   | X   | X   | L          | H      |
| L      | H  | X   | X   | L   | X   | L          | L      |
| L      | H  | X   | X   | H   | X   | L          | H      |
| H      | H  | X   | X   | X   | L   | L          | L      |
| H      | H  | X   | X   | X   | H   | L          | H      |

H = High voltage level  
L = Low voltage level  
X = Don't care

1-of-8 decoder/demultiplexer

74ALS138

FEATURES


- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding

DESCRIPTION

The 74ALS138 decoder accepts three binary weighted inputs (A0, A1, A2) and when enabled, provides eight mutually exclusive, active-Low outputs ( $\overline{Q}0 - \overline{Q}7$ ). The device features three Enable inputs; two active-Low ( $\overline{E}0, \overline{E}1$ ) and one active-High (E2). Every output will be High unless  $\overline{E}0$  and  $\overline{E}1$  are Low and E2 is High. This multiple enable function allows easy parallel expansion of the device to 1-of-32 (5 lines to 32 lines) decoder with just four 74ALS138s and one inverter. The device can be used as an eight output demultiplexer by using one of the active-Low Enable inputs as the data input and the remaining Enable inputs as strobes. Enable inputs not used must be permanently tied to their appropriate active-High or active-Low state.

| TYPE     | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|----------|---------------------------|--------------------------------|
| 74ALS138 | 12.0ns                    | 4.0mA                          |

PIN CONFIGURATION



ORDERING INFORMATION


| DESCRIPTION        | ORDER CODE                                                                                      | DRAWING NUMBER |
|--------------------|-------------------------------------------------------------------------------------------------|----------------|
|                    | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ ,<br>$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ |                |
| 16-pin plastic DIP | 74ALS138N                                                                                       | SOT38-4        |
| 16-pin plastic SO  | 74ALS138D                                                                                       | SOT109-1       |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS                            | DESCRIPTION                | 74ALS (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|---------------------------------|----------------------------|-----------------------|---------------------|
| A0 – A2                         | Address inputs             | 1.0/1.0               | 20 $\mu$ A/0.1mA    |
| $\overline{E}0, \overline{E}1$  | Enable inputs (active-Low) | 1.0/1.0               | 20 $\mu$ A/0.1mA    |
| E2                              | Enable input (active-High) | 1.0/1.0               | 20 $\mu$ A/0.1mA    |
| $\overline{Q}0 - \overline{Q}7$ | Data outputs (active-Low)  | 50/33                 | 1.0mA/20mA          |

NOTE: One (1.0) ALS unit load is defined as: 20 $\mu$ A in the High state and 0.1mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



1-of-8 decoder/demultiplexer

74ALS138

LOGIC DIAGRAM



FUNCTION TABLE

| INPUTS |    |    |    |    |    | OUTPUTS |    |    |    |    |    |    |    |
|--------|----|----|----|----|----|---------|----|----|----|----|----|----|----|
| E0     | E1 | E2 | A0 | A1 | A2 | Q0      | Q1 | Q2 | Q3 | Q4 | Q5 | Q6 | Q7 |
| H      | X  | X  | X  | X  | X  | H       | H  | H  | H  | H  | H  | H  | H  |
| X      | H  | X  | X  | X  | X  | H       | H  | H  | H  | H  | H  | H  | H  |
| X      | X  | L  | X  | X  | X  | H       | H  | H  | H  | H  | H  | H  | H  |
| L      | L  | H  | L  | L  | L  | L       | H  | H  | H  | H  | H  | H  | H  |
| L      | L  | H  | H  | L  | L  | H       | L  | H  | H  | H  | H  | H  | H  |
| L      | L  | H  | L  | H  | L  | H       | H  | L  | H  | H  | H  | H  | H  |
| L      | L  | H  | H  | H  | L  | H       | H  | H  | L  | H  | H  | H  | H  |
| L      | L  | H  | L  | L  | H  | H       | H  | H  | H  | L  | H  | H  | H  |
| L      | L  | H  | H  | L  | H  | H       | H  | H  | H  | H  | L  | H  | H  |
| L      | L  | H  | L  | H  | H  | H       | H  | H  | H  | H  | H  | L  | H  |
| L      | L  | H  | H  | H  | H  | H       | H  | H  | H  | H  | H  | H  | L  |

H = High voltage level  
L = Low voltage level  
X = Don't care

Dual 1-of-4 decoder/demultiplexer

74ALS139

FEATURES


- Demultiplexing capability
- Two independent 1-of-4 decoders
- Multi-function capability

DESCRIPTION

The 74ALS139 is a dual 1-of-4 decoder/demultiplexer. This device has two independent decoders, each accepting two binary weighted inputs ( $A_{0n}$ ,  $A_{1n}$ ) and providing four mutually exclusive active-Low outputs ( $\overline{Q}_{0n}$ – $\overline{Q}_{3n}$ ). Each decoder has an active-Low enable ( $\overline{E}$ ). When  $\overline{E}$  is High, every output is forced High. The enable can be used as the data input for a 1-of-4 demultiplexer application.

| TYPE     | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|----------|---------------------------|--------------------------------|
| 74ALS139 | 6.0ns                     | 4mA                            |

PIN CONFIGURATION



ORDERING INFORMATION


| DESCRIPTION        | ORDER CODE                                                                                      | DRAWING NUMBER |
|--------------------|-------------------------------------------------------------------------------------------------|----------------|
|                    | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ ,<br>$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ |                |
| 16-pin plastic DIP | 74ALS139N                                                                                       | SOT38-4        |
| 16-pin plastic SO  | 74ALS139D                                                                                       | SOT109-1       |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS                                      | DESCRIPTION                | 74ALS (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|-------------------------------------------|----------------------------|-----------------------|---------------------|
| $A_{0n}$ , $A_{1n}$                       | Address inputs             | 1.0/1.0               | 20 $\mu$ A/0.1mA    |
| $\overline{E}_a$ , $\overline{E}_b$       | Enable inputs (active-Low) | 1.0/1.0               | 20 $\mu$ A/0.1mA    |
| $\overline{Q}_{0n}$ , $\overline{Q}_{1n}$ | Data outputs               | 20/80                 | 0.4mA/8mA           |

**NOTE:** One (1.0) ALS unit load is defined as: 20 $\mu$ A in the High state and 0.1mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



Dual 1-of-4 decoder/demultiplexer

74ALS139

LOGIC DIAGRAM



FUNCTION TABLE

| INPUTS         |    |    | OUTPUTS         |                 |                 |                 |
|----------------|----|----|-----------------|-----------------|-----------------|-----------------|
| $\overline{E}$ | A0 | A1 | $\overline{Q0}$ | $\overline{Q1}$ | $\overline{Q2}$ | $\overline{Q3}$ |
| H              | X  | X  | H               | H               | H               | H               |
| L              | L  | L  | L               | H               | H               | H               |
| L              | H  | L  | H               | L               | H               | H               |
| L              | L  | H  | H               | H               | L               | H               |
| L              | H  | H  | H               | H               | H               | L               |

H = High voltage level  
L = Low voltage level  
X = Don't care

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device.  
Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL    | PARAMETER                                      | RATING           | UNIT |
|-----------|------------------------------------------------|------------------|------|
| $V_{CC}$  | Supply voltage                                 | −0.5 to +7.0     | V    |
| $V_{IN}$  | Input voltage                                  | −0.5 to +7.0     | V    |
| $I_{IN}$  | Input current                                  | −30 to +5        | mA   |
| $V_{OUT}$ | Voltage applied to output in High output state | −0.5 to $V_{CC}$ | V    |
| $I_{OUT}$ | Current applied to output in Low output state  | 16               | mA   |
| $T_{amb}$ | Operating free-air temperature range           | 0 to +70         | °C   |
| $T_{stg}$ | Storage temperature range                      | −65 to +150      | °C   |

RECOMMENDED OPERATING CONDITIONS

| SYMBOL    | PARAMETER                            | LIMITS |     |      | UNIT |
|-----------|--------------------------------------|--------|-----|------|------|
|           |                                      | MIN    | NOM | MAX  |      |
| $V_{CC}$  | Supply voltage                       | 4.5    | 5.0 | 5.5  | V    |
| $V_{IH}$  | High-level input voltage             | 2.0    |     |      | V    |
| $V_{IL}$  | Low-level input voltage              |        |     | 0.8  | V    |
| $I_{Ik}$  | Input clamp current                  |        |     | −18  | mA   |
| $I_{OH}$  | High-level output current            |        |     | −0.4 | mA   |
| $I_{OL}$  | Low-level output current             |        |     | 8    | mA   |
| $T_{amb}$ | Operating free-air temperature range | 0      |     | +70  | °C   |

74F154

Decoder/demultiplexer

FEATURES

- 16-line demultiplexing capability
- Mutually exclusive outputs
- 2-input enable gate for strobing or expansion

DESCRIPTION

The 74F154 decoder accepts four active High binary address inputs and provides 16 mutually exclusive active Low outputs. The 2-input Enable ( $\overline{E}0$ ,  $\overline{E}1$ ) gate can be used to strobe the decoder to eliminate the normal decoding "glitches" on the outputs, or it can be used for expansion of the decoder. The enable gate has two AND'ed inputs which must be Low to enable the outputs.


The 74F154 can be used as 1-of-16 demultiplexer by using one of the Enable inputs as the multiplexed data input. When the other Enable is Low, the addressed output will follow the state of the applied data.

| TYPE   | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|--------|---------------------------|--------------------------------|
| 74F154 | 5.5 ns                    | 26mA                           |

ORDERING INFORMATION

| DESCRIPTION                      | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ ,<br>$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ | PKG DWG # |
|----------------------------------|-------------------------------------------------------------------------------------------------|-----------|
| 24-pin plastic Slim DIP (300mil) | N74F154N                                                                                        | SOT222-1  |
| 24-pin plastic SOL               | N74F154D                                                                                        | SOT137-1  |

PIN CONFIGURATION




INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS                               | DESCRIPTION   | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|------------------------------------|---------------|---------------------|---------------------|
| A0 – A3                            | Data inputs   | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| $\overline{E}0$ , $\overline{E}1$  | Enable inputs | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| $\overline{Q}0$ – $\overline{Q}15$ | Data outputs  | 50/33               | 1.0mA/20mA          |

NOTE: One (1.0) FAST unit load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.

LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Decoder/demultiplexer

74F154

LOGIC DIAGRAM



FUNCTION TABLE

| INPUTS |    |    |    |    |    | OUTPUTS |    |    |    |    |    |    |    | OUTPUTS |    |     |     |     |     |     |     |
|--------|----|----|----|----|----|---------|----|----|----|----|----|----|----|---------|----|-----|-----|-----|-----|-----|-----|
| E0     | E1 | A0 | A1 | A2 | A3 | Q0      | Q1 | Q2 | Q3 | Q4 | Q5 | Q6 | Q7 | Q8      | Q9 | Q10 | Q11 | Q12 | Q13 | Q14 | Q15 |
| L      | H  | X  | X  | X  | X  | H       | H  | H  | H  | H  | H  | H  | H  | H       | H  | H   | H   | H   | H   | H   | H   |
| H      | L  | X  | X  | X  | X  | H       | H  | H  | H  | H  | H  | H  | H  | H       | H  | H   | H   | H   | H   | H   | H   |
| H      | H  | X  | X  | X  | X  | H       | H  | H  | H  | H  | H  | H  | H  | H       | H  | H   | H   | H   | H   | H   | H   |
| L      | L  | L  | L  | L  | L  | L       | H  | H  | H  | H  | H  | H  | H  | H       | H  | H   | H   | H   | H   | H   | H   |
| L      | L  | H  | L  | L  | L  | H       | L  | H  | H  | H  | H  | H  | H  | H       | H  | H   | H   | H   | H   | H   | H   |
| L      | L  | L  | H  | L  | L  | H       | H  | L  | H  | H  | H  | H  | H  | H       | H  | H   | H   | H   | H   | H   | H   |
| L      | L  | H  | H  | L  | L  | H       | H  | H  | L  | H  | H  | H  | H  | H       | H  | H   | H   | H   | H   | H   | H   |
| L      | L  | L  | L  | H  | L  | H       | H  | H  | H  | L  | H  | H  | H  | H       | H  | H   | H   | H   | H   | H   | H   |
| L      | L  | H  | L  | H  | L  | H       | H  | H  | H  | H  | L  | H  | H  | H       | H  | H   | H   | H   | H   | H   | H   |
| L      | L  | L  | H  | H  | L  | H       | H  | H  | H  | H  | H  | L  | H  | H       | H  | H   | H   | H   | H   | H   | H   |
| L      | L  | H  | H  | H  | L  | H       | H  | H  | H  | H  | H  | H  | L  | H       | H  | H   | H   | H   | H   | H   | H   |
| L      | L  | L  | L  | L  | H  | H       | H  | H  | H  | H  | H  | H  | H  | L       | H  | H   | H   | H   | H   | H   | H   |
| L      | L  | H  | L  | L  | H  | H       | H  | H  | H  | H  | H  | H  | H  | H       | L  | H   | H   | H   | H   | H   | H   |
| L      | L  | L  | H  | L  | H  | H       | H  | H  | H  | H  | H  | H  | H  | H       | H  | L   | H   | H   | H   | H   | H   |
| L      | L  | H  | L  | H  | H  | H       | H  | H  | H  | H  | H  | H  | H  | H       | H  | H   | L   | H   | H   | H   | H   |
| L      | L  | L  | H  | H  | H  | H       | H  | H  | H  | H  | H  | H  | H  | H       | H  | H   | H   | L   | H   | H   | H   |
| L      | L  | H  | H  | H  | H  | H       | H  | H  | H  | H  | H  | H  | H  | H       | H  | H   | H   | H   | L   | H   | H   |
| L      | L  | L  | L  | L  | L  | H       | H  | H  | H  | H  | H  | H  | H  | H       | H  | H   | H   | H   | H   | H   | L   |

H = High voltage level  
L = Low voltage level  
X = Don't care

# 8-input priority encoder

74F148


## FEATURES

- Code conversions
- Multi-channel D/A converter
- Decimal-to-BCD converter
- Cascading for priority encoding of "N" bits
- Input enable capability
- Priority encoding-automatic selection of highest priority input line
- Output enable-active Low when all inputs are High
- Group signal output-active when any input is Low

## DESCRIPTION

The 74F148 8-input priority encoder accepts data from eight active-Low inputs and provides a binary representation on the three active-Low outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line  $\bar{I}7$  having the highest priority. A High on the Enable Input ( $\bar{EI}$ ) will force all outputs to the inactive (High) state and allow new data to settle without producing erroneous information at the outputs. A Group Signal ( $\bar{GS}$ ) output and an Enable Output ( $\bar{EO}$ ) are provided with the three data outputs. The  $\bar{GS}$  is active-Low when any input is Low: this indicates when any input is active. The  $\bar{EO}$  is active-Low when all inputs are High. Using the Enable Output along with the Enable Input allows priority encoding of N input signals. Both  $\bar{EO}$  and  $\bar{GS}$  are active-High when the Enable Input is High.

## PIN CONFIGURATION



| TYPE   | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|--------|---------------------------|--------------------------------|
| 74F148 | 6.0ns                     | 23mA                           |

## ORDERING INFORMATION

| DESCRIPTION        | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ ,<br>$T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$ | PKG DWG # |
|--------------------|------------------------------------------------------------------------------------------|-----------|
| 16-pin plastic DIP | N74F148N                                                                                 | SOT38-4   |
| 16-pin plastic SO  | N74F148D                                                                                 | SOT109-1  |

## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS                  | DESCRIPTION                      | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|-----------------------|----------------------------------|---------------------|---------------------|
| $\bar{I}1 - \bar{I}7$ | Priority inputs (active Low)     | 1.0/2.0             | 20 $\mu$ A/1.2mA    |
| $\bar{I}0$            | Priority input (active Low)      | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| $\bar{EI}$            | Enable input (active Low)        | 1.0/2.0             | 20 $\mu$ A/1.2mA    |
| $\bar{EO}$            | Enable output (active Low)       | 50/33               | 1.0mA/20mA          |
| $\bar{GS}$            | Group select output (active Low) | 50/33               | 1.0mA/20mA          |
| $\bar{A}0 - \bar{A}2$ | Address outputs (active Low)     | 50/33               | 1.0mA/20mA          |

**NOTE:** One (1.0) FAST unit load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.


8-input priority encoder

74F148


LOGIC SYMBOL



IEC/IEEE SYMBOL



LOGIC DIAGRAM



8-input priority encoder


74F148

FUNCTION TABLE

| INPUTS      |            |            |            |            |            |            |            |            | OUTPUTS |            |            |            |            |
|-------------|------------|------------|------------|------------|------------|------------|------------|------------|---------|------------|------------|------------|------------|
| E $\bar{I}$ | $\bar{I}0$ | $\bar{I}1$ | $\bar{I}2$ | $\bar{I}3$ | $\bar{I}4$ | $\bar{I}5$ | $\bar{I}6$ | $\bar{I}7$ | GS      | $\bar{A}0$ | $\bar{A}1$ | $\bar{A}2$ | $\bar{E}O$ |
| H           | X          | X          | X          | X          | X          | X          | X          | X          | H       | H          | H          | H          | H          |
| L           | H          | H          | H          | H          | H          | H          | H          | H          | H       | H          | H          | H          | L          |
| L           | X          | X          | X          | X          | X          | X          | X          | L          | L       | L          | L          | L          | H          |
| L           | X          | X          | X          | X          | X          | X          | L          | H          | L       | H          | L          | L          | H          |
| L           | X          | X          | X          | X          | X          | L          | H          | H          | L       | L          | H          | L          | H          |
| L           | X          | X          | X          | X          | L          | H          | H          | H          | L       | H          | H          | L          | H          |
| L           | X          | X          | X          | L          | H          | H          | H          | H          | L       | L          | L          | H          | H          |
| L           | X          | X          | L          | H          | H          | H          | H          | H          | L       | H          | L          | H          | H          |
| L           | X          | L          | H          | H          | H          | H          | H          | H          | L       | L          | H          | H          | H          |
| L           | L          | H          | H          | H          | H          | H          | H          | H          | L       | H          | H          | H          | H          |

H = High voltage level  
L = Low voltage level  
X = Don't care

APPLICATION



4-bit magnitude comparator

74F85


FEATURES

- High-impedance NPN base inputs for reduced loading (20µA in High and Low states)
- Magnitude comparison of any binary words
- Serial or parallel expansion without extra gating

DESCRIPTION

The 74F85 is a 4-bit magnitude comparator that can be expanded to almost any length. It compares two 4-bit binary, BCD, or other monotonic codes and presents the three possible magnitude results at the outputs. The 4-bit inputs are weighted (A0–A3) and (B0–B3) where A3 and B3 are the most significant bits. The operation of the 74F85 is described in the Function Table, showing all possible logic conditions. The upper part of the table describes the normal operation under all conditions that will occur in a single device or in a series expansion scheme. In the upper part of the table the three outputs are mutually exclusive. In the lower part of the table, the outputs reflect the feed-forward conditions that exist in the parallel expansion scheme. The expansion inputs  $I_{A>B}$ ,  $I_{A=B}$  and  $I_{A<B}$  are the least significant bit positions. When used for series expansion, the A>B, A=B and A<B outputs of the least significant word are connected to the corresponding  $I_{A>B}$ ,  $I_{A=B}$  and  $I_{A<B}$  inputs of the next higher stage. Stages can be added in this manner to any length, but a propagation delay penalty of about 15ns is added with each additional stage. For proper operation, the expansion inputs of the least significant word should be tied as follows:  $I_{A>B}$  = Low,  $I_{A=B}$  = High, and  $I_{A<B}$  = Low.

PIN CONFIGURATION



| TYPE  | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|-------|---------------------------|--------------------------------|
| 74F85 | 7.0ns                     | 40mA                           |

ORDERING INFORMATION


| DESCRIPTION        | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ ,<br>$T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$ | PKG DWG # |
|--------------------|------------------------------------------------------------------------------------------|-----------|
| 16-pin plastic DIP | N74F85N                                                                                  | SOT38-4   |
| 16-pin plastic SO  | N74F85D                                                                                  | SOT162-1  |

INPUT AND OUTPUT LOADING AND FAN OUT TABLE


| PINS                              | DESCRIPTION                    | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|-----------------------------------|--------------------------------|---------------------|---------------------|
| A0–A3                             | Comparing inputs               | 1.0/0.033           | 20µA/20µA           |
| B0–B3                             | Comparing inputs               | 1.0/0.033           | 20µA/20µA           |
| $I_{A<B}$ , $I_{A=B}$ , $I_{A>B}$ | Expansion inputs (active High) | 1.0/0.033           | 20µA/20µA           |
| A<B, A=B, A>B                     | Data outputs (active High)     | 50/33               | 1.0mA/20mA          |

NOTE: One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



4-bit magnitude comparator

74F85

LOGIC DIAGRAM



FUNCTION TABLE

| COMPARING INPUTS |       |       |       | EXPANSION INPUTS |      |      | OUTPUTS |     |     |
|------------------|-------|-------|-------|------------------|------|------|---------|-----|-----|
| A3,B3            | A2,B2 | A1,B1 | A0,B0 | IA>B             | IA<B | IA=B | A>B     | A<B | A=B |
| A3>B3            | X     | X     | X     | X                | X    | X    | H       | L   | L   |
| A3<B3            | X     | X     | X     | X                | X    | X    | L       | H   | L   |
| A3=B3            | A2>B2 | X     | X     | X                | X    | X    | H       | L   | L   |
| A3=B3            | A2<B2 | X     | X     | X                | X    | X    | L       | H   | L   |
| A3=B3            | A2=B2 | A1>B1 | X     | X                | X    | X    | H       | L   | L   |
| A3=B3            | A2=B2 | A1<B1 | X     | X                | X    | X    | L       | H   | L   |
| A3=B3            | A2=B2 | A1=B1 | A0>B0 | X                | X    | X    | H       | L   | L   |
| A3=B3            | A2=B2 | A1=B1 | A0<B0 | X                | X    | X    | L       | H   | L   |
| A3=B3            | A2=B2 | A1=B1 | A0=B0 | H                | L    | L    | H       | L   | L   |
| A3=B3            | A2=B2 | A1=B1 | A0=B0 | L                | H    | L    | L       | H   | L   |
| A3=B3            | A2=B2 | A1=B1 | A0=B0 | L                | L    | H    | L       | L   | H   |
| A3=B3            | A2=B2 | A1=B1 | A0=B0 | X                | X    | H    | L       | L   | H   |
| A3=B3            | A2=B2 | A1=B1 | A0=B0 | H                | H    | L    | L       | L   | L   |
| A3=B3            | A2=B2 | A1=B1 | A0=B0 | L                | L    | L    | H       | H   | L   |

H = High voltage level  
L = Low voltage level  
X = Don't care

4-bit magnitude comparator

74F85

APPLICATION




Figure 1. Comparison of Two 24-Bit Words

The parallel expansion scheme shown in Figure 1 demonstrates the most efficient general use of these comparators. The expansion inputs can be used as a fifth input bit position except on the least significant device, which must be connected as in the serial scheme. The expansion inputs used by labeling  $I_{A>B}$  as an "A" input,  $I_{A<B}$  as a "B" input and setting  $I_{A=B}$  = Low. The 74F85 can be used as a 5-bit comparator only when the outputs are used to drive the (A0–A3) and (B0–B3) inputs of another 74F85 device. The parallel technique can be expanded to any number of bits as shown in Table 1.

Table 1.

| WORD LENGTH | NUMBER OF PACKAGES | TYPICAL SPEEDS 74F |
|-------------|--------------------|--------------------|
| 1–4 bits    | 1                  | 12ns               |
| 5–24 bits   | 2–6                | 22ns               |
| 25–120 bits | 8–31               | 34ns               |

## Octal transceiver (3-State)

## 74ALS245A/74ALS245A-1

### FEATURES

- Octal bidirectional bus interface
- 3-State buffer outputs sink 24mA and source 15mA
- Outputs are placed in high impedance state during power-off conditions
- The -1 version sinks 48mA


### DESCRIPTION

The 74ALS245A is an octal transceiver featuring non-inverting 3-State bus compatible outputs in both transmit and receive directions. The device features an output enable ( $\overline{OE}$ ) input for easy cascading and transmit/receive ( $\overline{T/R}$ ) input for direction control.

The 74ALS245A-1 is the same as the 74ALS245A except that both ports sink 48mA within the  $\pm 5\%$   $V_{CC}$  range.

| TYPE        | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|-------------|---------------------------|--------------------------------|
| 74ALS245A   | 7.0ns                     | 34mA                           |
| 74ALS245A-1 | 7.0ns                     | 34mA                           |

### PIN CONFIGURATION



### ORDERING INFORMATION

| DESCRIPTION                    | ORDER CODE                                                                                      | DRAWING NUMBER |
|--------------------------------|-------------------------------------------------------------------------------------------------|----------------|
|                                | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ ,<br>$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ |                |
| 20-pin plastic DIP             | 74ALS245AN,<br>74ALS245A-1N                                                                     | SOT146-1       |
| 20-pin plastic SOL             | 74ALS245AD,<br>74ALS245A-1D                                                                     | SOT163-1       |
| 20-pin plastic SSOP<br>Type II | 74ALS245ADB,<br>74ALS245A-1DB                                                                   | SOT339-1       |

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS             | DESCRIPTION                      | 74ALS (U.L.)<br>HIGH/LOW | LOAD VALUE<br>HIGH/LOW |
|------------------|----------------------------------|--------------------------|------------------------|
| A0 – A7, B0 – B7 | Data inputs                      | 1.0/1.0                  | 20 $\mu$ A/0.1mA       |
| $\overline{OE}$  | Output Enable input (active-Low) | 1.0/1.0                  | 20 $\mu$ A/0.1mA       |
| $\overline{T/R}$ | Transmit/receive input           | 1.0/1.0                  | 20 $\mu$ A/0.1mA       |
| A0 – A7          | A port outputs                   | 750/240                  | 15mA/24mA              |
| B0 – B7          | B port outputs                   | 750/240                  | 15mA/24mA              |
| A0 – A7          | A port outputs (-1 version)      | 750/480                  | 15mA/48mA              |
| B0 – B7          | B port outputs (-1 version)      | 750/480                  | 15mA/48mA              |

**NOTE:** One (1.0) ALS unit load is defined as: 20 $\mu$ A in the High state and 0.1mA in the Low state.


Octal transceiver (3-State)

74ALS245A/74ALS245A-1


LOGIC SYMBOL



IEC/IEEE SYMBOL



LOGIC DIAGRAM



FUNCTION TABLE

| INPUTS |     | OUTPUTS             |
|--------|-----|---------------------|
| OE     | T/R |                     |
| L      | L   | Bus B data to Bus A |
| L      | H   | Bus A data to Bus B |
| H      | X   | Z                   |

H = High voltage level  
L = Low voltage level  
X = Don't care  
Z = High impedance "off" state

Hex D flip-flop

74ALS174

FEATURES

- Four edge-triggered D flip-flops
- Buffered common clock
- Buffered asynchronous master reset

DESCRIPTION


The 74ALS174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) and master reset ( $\overline{\text{MR}}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.

All Q outputs will be forced Low independent of clock or data inputs by a Low voltage level on the  $\overline{\text{MR}}$  input. The device is useful for applications where true outputs only are required, and the clock and master reset are common to all storage elements.

| TYPE     | TYPICAL<br>$f_{\text{MAX}}$ | TYPICAL<br>SUPPLY CURRENT<br>(TOTAL) |
|----------|-----------------------------|--------------------------------------|
| 74ALS174 | 70MHz                       | 7mA                                  |

PIN CONFIGURATION



ORDERING INFORMATION


| DESCRIPTION        | ORDER CODE                                                                                                                 | DRAWING NUMBER |
|--------------------|----------------------------------------------------------------------------------------------------------------------------|----------------|
|                    | COMMERCIAL RANGE<br>$V_{\text{CC}} = 5\text{V} \pm 10\%$ ,<br>$T_{\text{amb}} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ |                |
| 16-pin plastic DIP | 74ALS174N                                                                                                                  | SOT38-4        |
| 16-pin plastic SO  | 74ALS174D                                                                                                                  | SOT109-1       |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS                   | DESCRIPTION                            | 74ALS (U.L.)<br>HIGH/LOW | LOAD VALUE<br>HIGH/LOW |
|------------------------|----------------------------------------|--------------------------|------------------------|
| D0 – D3                | Data inputs                            | 1.0/1.0                  | 20 $\mu$ A/0.1mA       |
| CP                     | Clock Pulse input (active rising edge) | 1.0/1.0                  | 20 $\mu$ A/0.1mA       |
| $\overline{\text{MR}}$ | Master Reset input (active-Low)        | 1.0/1.0                  | 20 $\mu$ A/0.1mA       |
| Q0 – Q5                | Data outputs                           | 20/80                    | 0.4mA/8mA              |

NOTE: One (1.0) ALS unit load is defined as: 20 $\mu$ A in the High state and 0.1mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



# Hex D flip-flop

74ALS174

## LOGIC DIAGRAM



## FUNCTION TABLE

| INPUTS |    |   | OUTPUTS        | OPERATING MODE |
|--------|----|---|----------------|----------------|
| MR     | CP | D | Q <sub>n</sub> |                |
| L      | X  | X | L              | Reset (clear)  |
| H      | ↑  | h | H              | Load "1"       |
| H      | ↑  | l | L              | Load "0"       |

### NOTES:

- H = High-voltage level
- h = High state must be present one setup time before the Low-to-High clock transition
- L = Low-voltage level
- l = Low state must be present one setup time before the Low-to-High clock transition
- X = Don't care
- ↑ = Low-to-High clock transition

## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

| SYMBOL           | PARAMETER                                      | RATING                  | UNIT |
|------------------|------------------------------------------------|-------------------------|------|
| V <sub>CC</sub>  | Supply voltage                                 | −0.5 to +7.0            | V    |
| V <sub>IN</sub>  | Input voltage                                  | −0.5 to +7.0            | V    |
| I <sub>IN</sub>  | Input current                                  | −30 to +5               | mA   |
| V <sub>OUT</sub> | Voltage applied to output in High output state | −0.5 to V <sub>CC</sub> | V    |
| I <sub>OUT</sub> | Current applied to output in Low output state  | 16                      | mA   |
| T <sub>amb</sub> | Operating free-air temperature range           | 0 to +70                | °C   |
| T <sub>stg</sub> | Storage temperature range                      | −65 to +150             | °C   |

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL           | PARAMETER                            | LIMITS |     |      | UNIT |
|------------------|--------------------------------------|--------|-----|------|------|
|                  |                                      | MIN    | NOM | MAX  |      |
| V <sub>CC</sub>  | Supply voltage                       | 4.5    | 5.0 | 5.5  | V    |
| V <sub>IH</sub>  | High-level input voltage             | 2.0    |     |      | V    |
| V <sub>IL</sub>  | Low-level input voltage              |        |     | 0.8  | V    |
| I <sub>IK</sub>  | Input clamp current                  |        |     | −18  | mA   |
| I <sub>OH</sub>  | High-level output current            |        |     | −0.4 | mA   |
| I <sub>OL</sub>  | Low-level output current             |        |     | 8    | mA   |
| T <sub>amb</sub> | Operating free-air temperature range | 0      |     | +70  | °C   |

Octal D-type flip-flop

74ALS273

FEATURES

- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Buffered asynchronous master reset
- See 74ALS377 for clock enable version
- See 74ALS373 for transparent latch version
- See 74ALS374 for 3-State version

DESCRIPTION

The 74ALS273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) and master reset ( $\overline{MR}$ ) inputs load and reset all flip-flops simultaneously.


The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced Low independently of clock or data inputs by a Low voltage level on the  $\overline{MR}$  input.

The device is useful for applications where the true output only is required and the CP and  $\overline{MR}$  are common to all flip-flops.

| TYPE     | TYPICAL $f_{MAX}$ | TYPICAL SUPPLY CURRENT (TOTAL) |
|----------|-------------------|--------------------------------|
| 74ALS273 | 95MHz             | 16mA                           |

PIN CONFIGURATION



ORDERING INFORMATION


| DESCRIPTION                 | ORDER CODE                                                                                      | DRAWING NUMBER |
|-----------------------------|-------------------------------------------------------------------------------------------------|----------------|
|                             | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ ,<br>$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ |                |
| 20-pin plastic DIP          | 74ALS273N                                                                                       | SOT146-1       |
| 20-pin plastic SO           | 74ALS273D                                                                                       | SOT163-1       |
| 20-pin plastic SSOP Type II | 74ALS273DB                                                                                      | SOT339-1       |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS            | DESCRIPTION                            | 74ALS (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|-----------------|----------------------------------------|-----------------------|---------------------|
| D0 – D7         | Data inputs                            | 1.0/2.0               | 20 $\mu$ A/0.2mA    |
| CP              | Clock pulse input (active rising edge) | 1.0/1.0               | 20 $\mu$ A/0.1mA    |
| $\overline{MR}$ | Master Reset input (active-Low)        | 1.0/1.0               | 20 $\mu$ A/0.1mA    |
| Q0 – Q7         | 3-State outputs                        | 130/240               | 2.6mA/24mA          |

NOTE: One (1.0) ALS unit load is defined as: 20 $\mu$ A in the High state and 0.1mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



Octal D-type flip-flop

74ALS273

LOGIC DIAGRAM



FUNCTION TABLE

| INPUTS |    |    | OUTPUTS | OPERATING MODE |
|--------|----|----|---------|----------------|
| MR     | CP | Dn | Qn      |                |
| L      | X  | X  | L       | Reset (clear)  |
| H      | ↑  | h  | H       | Load "1"       |
| H      | ↑  | l  | L       | Load "0"       |

H = High-voltage level  
h = High state must be present one setup time before the Low-to-High clock transition  
L = Low-voltage level  
l = Low state must be present one setup time before the Low-to-High clock transition  
X = Don't care  
↑ = Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device.  
Unless otherwise noted these limits are over the operating free air temperature range.)

| SYMBOL           | PARAMETER                                      | RATING                  | UNIT |
|------------------|------------------------------------------------|-------------------------|------|
| V <sub>CC</sub>  | Supply voltage                                 | −0.5 to +7.0            | V    |
| V <sub>IN</sub>  | Input voltage                                  | −0.5 to +7.0            | V    |
| I <sub>IN</sub>  | Input current                                  | −30 to +5               | mA   |
| V <sub>OUT</sub> | Voltage applied to output in High output state | −0.5 to V <sub>CC</sub> | V    |
| I <sub>OUT</sub> | Current applied to output in Low output state  | 48                      | mA   |
| T <sub>amb</sub> | Operating free-air temperature range           | 0 to +70                | °C   |
| T <sub>stg</sub> | Storage temperature range                      | −65 to +150             | °C   |

RECOMMENDED OPERATING CONDITIONS

| SYMBOL           | PARAMETER                            | LIMITS |     |      | UNIT |
|------------------|--------------------------------------|--------|-----|------|------|
|                  |                                      | MIN    | NOM | MAX  |      |
| V <sub>CC</sub>  | Supply voltage                       | 4.5    | 5.0 | 5.5  | V    |
| V <sub>IH</sub>  | High-level input voltage             | 2.0    |     |      | V    |
| V <sub>IL</sub>  | Low-level input voltage              |        |     | 0.8  | V    |
| I <sub>IK</sub>  | Input clamp current                  |        |     | −18  | mA   |
| I <sub>OH</sub>  | High-level output current            |        |     | −2.6 | mA   |
| I <sub>OL</sub>  | Low-level output current             |        |     | 24   | mA   |
| T <sub>amb</sub> | Operating free-air temperature range | 0      |     | +70  | °C   |

## 4-bit bidirectional universal shift register

74F194

## FEATURES


- Shift right and shift left capability
- Synchronous parallel and serial data transfer
- Easily expanded for both serial and parallel operation
- Asynchronous Master Reset
- Hold (do nothing) mode

## DESCRIPTION

The functional characteristics of the 74F194 4-Bit Bidirectional Shift Register are indicated in the Logic Diagram and Function Table. The register is fully synchronous, with all operations taking place in less than 9ns (typical) for 74F, making the device especially useful for implementing very high speed CPUs, or for memory buffer registers.

The 74F194 design has special logic features which increase the range of application. The synchronous operation of the device is determined by two Mode Select inputs, S0 and S1. As shown in the Mode Select-Function Table, data can be entered and shifted from left to right (shift right, Q0→Q1, etc.), or right to left (shift left, Q3→Q2, etc.), or parallel data can be entered, loading all 4 bits of the register simultaneously. When both S0 and S1 are Low, existing data is retained in a hold (do nothing) mode. The first and last stages provide D-type Serial Data inputs (D<sub>SR</sub>, D<sub>SL</sub>) to allow multistage shift right or shift left data transfers without interfering with parallel load operation. Mode Select and data inputs on the 74F194 are edge-triggered, responding only to the Low-to-High transition of the Clock (CP). Therefore, the only timing restriction is that the Mode Select and selected data inputs must be stable one setup time prior to the Low-to-High transition of the clock pulse. Signals on the Mode Select, Parallel Data (D0–D3) and Serial Data (D<sub>SR</sub>, D<sub>SL</sub>) can change when the clock is in either state, provided only the recommended setup and hold times, with respect to the clock rising edge, are observed. The four Parallel Data inputs (D0–D3) are D-type inputs. Data appearing on (D0–D3) inputs when S0 and S1 are High is transferred to the Q0–Q3 outputs respectively, following the next Low-to-High transition of the clock. When Low, the asynchronous Master Reset ( $\overline{\text{MR}}$ ) overrides all other input conditions and forces the Q outputs Low.

## PIN CONFIGURATION



| TYPE   | TYPICAL $f_{\text{MAX}}$ | TYPICAL SUPPLY CURRENT (TOTAL) |
|--------|--------------------------|--------------------------------|
| 74F194 | 150MHz                   | 33mA                           |

## ORDERING INFORMATION

| DESCRIPTION        | COMMERCIAL RANGE<br>$V_{\text{CC}} = 5\text{V} \pm 10\%$ ,<br>$T_{\text{amb}} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ | PKG DWG # |
|--------------------|----------------------------------------------------------------------------------------------------------------------------|-----------|
| 16-pin plastic DIP | N74F194N                                                                                                                   | SOT38-4   |
| 16-pin plastic SO  | N74F194D                                                                                                                   | SOT109-1  |

## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS                   | DESCRIPTION                                  | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|------------------------|----------------------------------------------|---------------------|---------------------|
| D0–D3                  | Parallel data inputs                         | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| D <sub>SR</sub>        | Serial data input (Shift Right)              | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| D <sub>SL</sub>        | Serial data input (Shift Left)               | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| S0, S1                 | Mode Select inputs                           | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| CP                     | Clock Pulse input (active rising edge)       | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| $\overline{\text{MR}}$ | Asynchronous master Reset input (Active Low) | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| Q0–Q3                  | Data outputs                                 | 50/33               | 1.0mA/20mA          |

**NOTE:** One (1.0) FAST unit load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.


4-bit bidirectional universal shift register

74F194


LOGIC SYMBOL



IEC/IEEE SYMBOL



LOGIC DIAGRAM



## 4-bit bidirectional universal shift register

74F194

## FUNCTION TABLE

| INPUTS |                 |    |    |                 |                 |    | OUTPUTS |    |    |    | OPERATING MODES   |
|--------|-----------------|----|----|-----------------|-----------------|----|---------|----|----|----|-------------------|
| CP     | $\overline{MR}$ | S1 | S0 | D <sub>SR</sub> | D <sub>SL</sub> | Dn | Q0      | Q1 | Q2 | Q3 |                   |
| X      | L               | X  | X  | X               | X               | X  | L       | L  | L  | L  | Reset (clear)     |
| X      | H               | l  | l  | X               | X               | X  | q0      | q1 | q2 | q3 | Hold (do nothing) |
| ↑      | H               | h  | l  | X               | l               | X  | q1      | q2 | q3 | L  | Shift left        |
| ↑      | H               | h  | l  | X               | h               | X  | q1      | q2 | q3 | H  |                   |
| ↑      | H               | l  | h  | l               | X               | X  | L       | q0 | q1 | q2 | Shift right       |
| ↑      | H               | l  | h  | h               | X               | X  | H       | q0 | q1 | q2 |                   |
| ↑      | H               | h  | h  | X               | X               | dn | d0      | d1 | d2 | d3 | Parallel load     |

H = High voltage level

h = High voltage level one setup time prior to Low-to-High clock transition

L = Low voltage level

l = Low voltage level one setup time prior to Low-to-High clock transition

X = Don't care

↑ = Low-to-High clock transition

dn(qn) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the Low-to-High clock transition.

## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device.)

Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL           | PARAMETER                                      | RATING                  | UNIT |
|------------------|------------------------------------------------|-------------------------|------|
| V <sub>CC</sub>  | Supply voltage                                 | −0.5 to +7.0            | V    |
| V <sub>IN</sub>  | Input voltage                                  | −0.5 to +7.0            | V    |
| I <sub>IN</sub>  | Input current                                  | −30 to +5               | mA   |
| V <sub>OUT</sub> | Voltage applied to output in High output state | −0.5 to V <sub>CC</sub> | V    |
| I <sub>OUT</sub> | Current applied to output in Low output state  | 40                      | mA   |
| T <sub>amb</sub> | Operating free-air temperature range           | 0 to +70                | °C   |
| T <sub>stg</sub> | Storage temperature range                      | −65 to +150             | °C   |

## RECOMMENDED OPERATING CONDITIONS


| SYMBOL           | PARAMETER                            | LIMITS |     |     | UNIT |
|------------------|--------------------------------------|--------|-----|-----|------|
|                  |                                      | MIN    | NOM | MAX |      |
| V <sub>CC</sub>  | Supply voltage                       | 4.5    | 5.0 | 5.5 | V    |
| V <sub>IH</sub>  | High-level input voltage             | 2.0    |     |     | V    |
| V <sub>IL</sub>  | Low-level input voltage              |        |     | 0.8 | V    |
| I <sub>IK</sub>  | Input clamp current                  |        |     | −18 | mA   |
| I <sub>OH</sub>  | High-level output current            |        |     | −1  | mA   |
| I <sub>OL</sub>  | Low-level output current             |        |     | 20  | mA   |
| T <sub>amb</sub> | Operating free-air temperature range | 0      |     | +70 | °C   |

4-bit bidirectional universal shift register


74F194

AC WAVEFORMS


For all waveforms,  $V_M = 1.5V$ .  
The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay, and Master Reset to Clock Recovery Time



Waveform 3. Setup and Hold Times

TIMING DIAGRAM

Typical Clear, Load, Shift-Right, Shift-Left and Inhibit Sequence



## 4-bit binary counters

## 74F161A, 74F163A

### FEATURES

- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive edge-triggered clock
- Asynchronous Master Reset (74F161A)
- Synchronous Reset (74F163A)
- High speed synchronous expansion
- Typical count rate of 130MHz
- Industrial range (–40°C to +85°C) available

### DESCRIPTION

4-bit binary counters feature an internal carry look-ahead and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock. The clock input is buffered.

The outputs of the counters may be preset to High or Low level. A Low level at the Parallel Enable ( $\overline{PE}$ ) input disables the counting action and causes the data at the D0–D3 inputs to be loaded into the counter on the positive-going edge of the clock (provided that the setup and hold requirements for  $\overline{PE}$  are met). Preset takes place regardless of the levels at Count Enable (CEP, CET) inputs.

A Low level at the Master Reset ( $\overline{MR}$ ) input sets all the four outputs of the flip-flops (Q0 – Q3) in 74F161A to Low levels, regardless of the levels at CP,  $\overline{PE}$ , CET and CEP inputs (thus providing an asynchronous clear function). For the 74F163A, the clear function is synchronous. A Low level at the Synchronous Reset ( $\overline{SR}$ ) input sets all four outputs of the flip-flops (Q0 – Q3) to Low levels after the next positive-going transition on the clock (CP) input (provided that the setup and hold time requirements for  $\overline{SR}$  are met). This action occurs regardless of the levels at  $\overline{PE}$ , CET, and CEP inputs. The synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate (see Figure 1). The carry look-ahead simplifies serial cascading of the counters. Both Count Enable (CEP and CET) inputs must be High to count. The CET input is fed forward to enable the TC output. The TC output thus enabled will produce a High output pulse of a duration approximately equal to the High level output of Q0. This pulse can be used to enable the next cascaded stage (see Figure 2). The TC output is subjected to decoding spikes due to internal race conditions. Therefore, it is not recommended for use as clock or asynchronous reset for flip-flops, registers, or counters.

| TYPE               | TYPICAL<br>$f_{MAX}$ | TYPICAL SUPPLY CURRENT<br>(TOTAL) |
|--------------------|----------------------|-----------------------------------|
| 74F161A<br>74F163A | 130MHz               | 46mA                              |

### ORDERING INFORMATION

| DESCRIPTION        | ORDER CODE                                                                            |                                                                                         | DRAWING<br>NUMBER |
|--------------------|---------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|-------------------|
|                    | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ , $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$ | INDUSTRIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ , $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$ |                   |
| 16-pin plastic DIP | N74F161AN, N74F163AN                                                                  | I74F161AN, I74F163AN                                                                    | SOT38-4           |
| 16-pin plastic SO  | N74F161AD, N74F163AD                                                                  | I74F161AD, I74F163AD                                                                    | SOT109-1          |

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

| PINS            | DESCRIPTION                                              | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|-----------------|----------------------------------------------------------|---------------------|---------------------|
| D0 – D3         | Data inputs                                              | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| CEP             | Count Enable Parallel input                              | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| CET             | Count Enable Trickle input                               | 1.0/2.0             | 20 $\mu$ A/1.2mA    |
| CP              | Clock input (active rising edge)                         | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| $\overline{PE}$ | Parallel Enable input (active Low)                       | 1.0/2.0             | 20 $\mu$ A/1.2mA    |
| $\overline{MR}$ | Asynchronous Master Reset input (active Low) for 74F161A | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| $\overline{SR}$ | Synchronous Reset input (active Low) for 74F163A         | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| TC              | Terminal count output                                    | 50/33               | 1.0mA/20mA          |
| Q0 – Q3         | Flip-flop outputs                                        | 50/33               | 1.0mA/20mA          |


#### NOTE:

One (1.0) FAST unit load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.


4-bit binary counters

74F161A, 74F163A


74F161A PIN CONFIGURATION




74F163A PIN CONFIGURATION




74F161A LOGIC SYMBOL




74F163A LOGIC SYMBOL



74F161A LOGIC SYMBOL (IEEE/IEC)




74F163A LOGIC SYMBOL (IEEE/IEC)



4-bit binary counters

74F161A, 74F163A

STATE DIAGRAM



APPLICATIONS




Figure 1. Maximum count modifying scheme  
Terminal count = 6




Figure 2. Synchronous multistage counting scheme

74F161A MODE SELECT – FUNCTION TABLE

| INPUTS |    |     |     |    |    | OUTPUTS |     | OPERATING MODE    |
|--------|----|-----|-----|----|----|---------|-----|-------------------|
| MR     | CP | CEP | CET | PE | Dn | Qn      | TC  |                   |
| L      | X  | X   | X   | X  | X  | L       | L   | Reset (clear)     |
| H      | ↑  | X   | X   | l  | l  | L       | L   | Parallel load     |
| H      | ↑  | X   | X   | l  | h  | H       | (1) |                   |
| H      | ↑  | h   | h   | h  | X  | count   | (1) | Count             |
| H      | X  | l   | X   | h  | X  | qn      | (1) | Hold (do nothing) |
| H      | X  | X   | l   | h  | X  | qn      | L   |                   |

4-bit binary counters


74F161A, 74F163A

74F163A MODE SELECT – FUNCTION TABLE

| INPUTS |    |     |     |    |    | OUTPUTS |     | OPERATING MODE    |
|--------|----|-----|-----|----|----|---------|-----|-------------------|
| SR     | CP | CEP | CET | PE | Dn | Qn      | TC  |                   |
| l      | ↑  | X   | X   | X  | X  | L       | L   | Reset (clear)     |
| h      | ↑  | X   | X   | l  | l  | L       | L   | Parallel load     |
| h      | ↑  | X   | X   | l  | h  | H       | (2) |                   |
| h      | ↑  | h   | h   | h  | X  | count   | (2) | Count             |
| h      | X  | l   | X   | h  | X  | qn      | (2) | Hold (do nothing) |
| h      | X  | X   | l   | h  | X  | qn      | L   |                   |

- H = High voltage level  
h = High voltage level one setup prior to the Low-to-High clock transition  
L = Low voltage level  
l = Low voltage level one setup prior to the Low-to-High clock transition  
qn = Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition  
X = Don't care  
↑ = Low-to-High clock transition  
(1) = The TC output is High when CET is High and the counter is at Terminal Count (HHHH for 74F161A)  
(2) = The TC output is High when CET is High and the counter is at Terminal Count (HHHH for 74F163A)


74F161A LOGIC DIAGRAM



4-bit binary counters

74F161A, 74F163A

74F163A LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device.  
Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL    | PARAMETER                                      |                  | RATING           | UNIT |
|-----------|------------------------------------------------|------------------|------------------|------|
| $V_{CC}$  | Supply voltage                                 |                  | -0.5 to +7.0     | V    |
| $V_{IN}$  | Input voltage                                  |                  | -0.5 to +7.0     | V    |
| $I_{IN}$  | Input current                                  |                  | -30 to +5        | mA   |
| $V_{OUT}$ | Voltage applied to output in High output state |                  | -0.5 to $V_{CC}$ | V    |
| $I_{OUT}$ | Current applied to output in Low output state  |                  | 40               | mA   |
| $T_{amb}$ | Operating free-air temperature range           | Commercial range | 0 to +70         | °C   |
|           |                                                | Industrial range | -40 to +85       | °C   |
| $T_{stg}$ | Storage temperature range                      |                  | -65 to +150      | °C   |


**SN54160, SN54162, SN54LS160A, SN54LS162A, SN54S162,  
SN74160, SN74162, SN74LS160A, SN74LS162A, SN74S162  
SYNCHRONOUS 4-BIT COUNTERS**

**'160, '162, 'LS160A, 'LS162A, 'S162 DECADE COUNTERS**

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

1. Clear outputs to zero ('160 and 'LS160A are asynchronous; '162, 'LS162A, and 'S162 are synchronous)
2. Preset to BCD seven
3. Count to eight, nine, zero, one, two, and three
4. Inhibit



**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


**SN54161, SN54163, SN54LS161A, SN54LS163A, SN54S163,  
SN74161, SN74163, SN74LS161A, SN74LS163A, SN74S163  
SYNCHRONOUS 4-BIT COUNTERS**

**'161, 'LS161A, '163, 'LS163A, 'S163 BINARY COUNTERS**

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

1. Clear outputs to zero ('161 and 'LS161A are asynchronous; '163, 'LS163A, and 'S163 are synchronous)
2. Preset to binary twelve
3. Count to thirteen, fourteen fifteen, zero, one, and two
4. Inhibit



**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

## Up/Down binary counter with reset and ripple clock

74F191

## FEATURES

- High speed –125MHz typical  $f_{MAX}$
- Synchronous, reversible counting
- 4-Bit binary
- Asynchronous parallel load capability
- Cascadable without external logic
- Single up/down control input


## DESCRIPTION

The 74F191 is a 4-bit binary counter. It contains four edge-triggered master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operations.

Asynchronous parallel load capability permits the counter to be preset to any desired number. Information present on the parallel data inputs ( $D_0 - D_3$ ) is loaded into the counter and appears on the outputs when the Parallel Load ( $\overline{PL}$ ) input is Low. This operation overrides the counting function. Counting is inhibited by a High level on the count enable ( $\overline{CE}$ ) input. When  $\overline{CE}$  is Low, internal state changes are initiated. Overflow/underflow indications are provided by two types of outputs, the Terminal Count (TC) and Ripple Clock ( $\overline{RC}$ ).

The TC output is normally Low and goes High when: 1) the count reaches zero in the countdown mode or 2) reaches "15" in the count up mode. The TC output will remain High until a state change occurs, either by counting or presetting, or until  $\overline{UD}$  is changed. TC output should not be used as a clock signal because it is subject to decoding spikes. The TC signal is used internally to enable the  $\overline{RC}$  output. When TC is High and  $\overline{CE}$  is Low, the  $\overline{RC}$  follows the clock pulse. The  $\overline{RC}$  output essentially duplicates the Low clock pulse width, although delayed in time by two gate delays.

## PIN CONFIGURATION



| TYPE   | TYPICAL $f_{MAX}$ | TYPICAL SUPPLY CURRENT (TOTAL) |
|--------|-------------------|--------------------------------|
| 74F191 | 125MHz            | 40mA                           |

## ORDERING INFORMATION

| DESCRIPTION        | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ ,<br>$T_{amb} = 0^\circ C \text{ to } +70^\circ C$ | PKG DWG # |
|--------------------|-----------------------------------------------------------------------------------------------|-----------|
| 16-pin plastic DIP | N74F191N                                                                                      | SOT38-4   |
| 16-pin plastic SO  | N74F191D                                                                                      | SOT109-1  |

## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS            | DESCRIPTION                                           | 74F(U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|-----------------|-------------------------------------------------------|--------------------|---------------------|
| $D_0 - D_3$     | Data inputs                                           | 1.0/1.0            | 20 $\mu$ A/0.6mA    |
| $\overline{CE}$ | Count enable input (active Low)                       | 1.0/3.0            | 20 $\mu$ A/1.8mA    |
| CP              | Clock pulse input (active rising edge)                | 1.0/1.0            | 20 $\mu$ A/0.6mA    |
| $\overline{PL}$ | Asynchronous parallel load control input (active Low) | 1.0/1.0            | 20 $\mu$ A/0.6mA    |
| $\overline{UD}$ | Up/down count control input                           | 1.0/1.0            | 20 $\mu$ A/0.6mA    |
| $Q_0 - Q_3$     | Flip-flop outputs                                     | 50/33              | 1.0mA/20mA          |
| $\overline{RC}$ | Ripple clock output (active low)                      | 50/33              | 1.0mA/20mA          |
| TC              | Terminal count output                                 | 50/33              | 1.0mA/20mA          |

**NOTE:** One (1.0) FAST Unit Load (U.L.) is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.


Up/Down binary counter with reset and ripple clock

74F191


LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM



## Up/Down binary counter with reset and ripple clock

74F191

MODE SELECT — FUNCTION TABLE

| INPUTS          |                  |                 |    |       | OUTPUTS    | OPERATING MODE    |
|-----------------|------------------|-----------------|----|-------|------------|-------------------|
| $\overline{PL}$ | $\overline{U/D}$ | $\overline{CE}$ | CP | $D_n$ | $Q_n$      |                   |
| L               | X                | X               | X  | L     | L          | Parallel load     |
| L               | X                | X               | X  | H     | H          |                   |
| H               | L                | L               | ↑  | X     | Count up   | Count up          |
| H               | H                | L               | ↑  | X     | Count down | Count down        |
| H               | X                | H               | X  | X     | No change  | Hold (do nothing) |

TC AND  $\overline{RC}$  FUNCTION TABLE

| INPUTS           |                 |    | TERMINAL COUNT STATE |       |       |       | OUTPUTS |                 |
|------------------|-----------------|----|----------------------|-------|-------|-------|---------|-----------------|
| $\overline{U/D}$ | $\overline{CE}$ | CP | $Q_0$                | $Q_1$ | $Q_2$ | $Q_3$ | TC      | $\overline{RC}$ |
| H                | H               | X  | H                    | H     | H     | H     | L       | H               |
| L                | H               | X  | H                    | H     | H     | H     | H       | H               |
| L                | L               | ⌊  | H                    | H     | H     | H     | H       | ⌋               |
| L                | H               | X  | L                    | L     | L     | L     | L       | H               |
| H                | H               | X  | L                    | L     | L     | L     | H       | H               |
| H                | L               | ⌋  | L                    | L     | L     | L     | H       | ⌋               |

H = High voltage level steady state

L = Low voltage level steady state

X = Don't care

⌋ = Low pulse

↑ = Low-to-High clock transition

L = Low voltage level one set-up time prior to the Low-to-High clock transition

## Up/Down binary counter with reset and ripple clock

74F191

## APPLICATIONS




Figure 1.

The 74F191 simplifies the design of multi-stage counters, as indicated in Figure 1, each  $\overline{RC}$  output is used as the clock input for the next higher stage. When the clock source has a limited drive capability this configuration is particularly advantageous, since the clock source drives only the first stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a High signal on  $\overline{CE}$  inhibits the  $\overline{RC}$  output pulse as indicated in the Mode Select Table. The timing skew between state changes in the first and last stages is represented by the cumulative delay of the clock as it ripples through the preceding stages. This is a disadvantage of the configuration in some applications.

Figure 1b shows a method of causing state changes to occur simultaneously in all stages. The  $\overline{RC}$  output signals propagate in

ripple fashion and all clock inputs are driven in parallel. The Low state duration of the clock in this configuration must be long enough to allow the negative-going edge of the  $\overline{RC}$  signal to ripple through to the last stage before the clock goes High. Since the  $\overline{RC}$  output of any package goes High shortly after its clock input goes High, there is no such restriction on the High state duration of the clock.

In Figure 1c, the configuration shown avoids ripple delays and their associated restrictions. The combined TC signals from all the preceding stages forms the  $\overline{CE}$  input signal for a given stage. An enable signal must also be included in each carry gate in order to inhibit counting. The TC output of a given stage is not affected by its own  $\overline{CE}$ , therefore, the simple inhibit scheme of Figure 1a and 1b does not apply.

## DM74LS283

### 4-Bit Binary Adder with Fast Carry

#### General Description

These full adders perform the addition of two 4-bit binary numbers. The sum ( $\Sigma$ ) outputs are provided for each bit and the resultant carry ( $C_4$ ) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

#### Features


- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with the economy of ripple carry
- Typical add times
  - Two 8-bit words 25 ns
  - Two 16-bit words 45 ns
- Typical power dissipation per 4-bit adder 95 mW

#### Ordering Code:

| Order Number | Package Number | Package Description                                                         |
|--------------|----------------|-----------------------------------------------------------------------------|
| DM74LS283M   | M16A           | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow |
| DM74LS283N   | N16E           | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide       |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Connection Diagram



## Function Table

| Input    |          |          |          | Outputs                  |                          |          |                          |                          |          |  |
|----------|----------|----------|----------|--------------------------|--------------------------|----------|--------------------------|--------------------------|----------|--|
|          |          |          |          | When C0 = L              |                          |          | When C0 = H              |                          |          |  |
|          |          |          |          | When C2 = L              |                          | C2       | When C2 = H              |                          | C2       |  |
| A1<br>A3 | B1<br>B3 | A2<br>A4 | B2<br>B4 | $\Sigma 1$<br>$\Sigma 3$ | $\Sigma 2$<br>$\Sigma 4$ | C2<br>C4 | $\Sigma 1$<br>$\Sigma 3$ | $\Sigma 2$<br>$\Sigma 4$ | C2<br>C4 |  |
| L        | L        | L        | L        | L                        | L                        | L        | H                        | L                        | L        |  |
| H        | L        | L        | L        | H                        | L                        | L        | L                        | H                        | L        |  |
| L        | H        | L        | L        | L                        | H                        | L        | H                        | L                        | L        |  |
| H        | H        | L        | L        | L                        | H                        | L        | H                        | L                        | L        |  |
| L        | L        | H        | L        | L                        | L                        | H        | L                        | H                        | L        |  |
| H        | L        | H        | L        | L                        | L                        | H        | L                        | H                        | L        |  |
| L        | H        | H        | L        | L                        | H                        | L        | L                        | H                        | L        |  |
| H        | H        | H        | L        | L                        | H                        | L        | L                        | H                        | L        |  |
| L        | L        | L        | H        | L                        | L                        | H        | H                        | L                        | H        |  |
| H        | L        | L        | H        | L                        | L                        | H        | H                        | L                        | H        |  |
| L        | H        | L        | H        | L                        | H                        | L        | L                        | H                        | L        |  |
| H        | H        | L        | H        | L                        | H                        | L        | L                        | H                        | L        |  |
| L        | L        | H        | H        | L                        | L                        | H        | H                        | L                        | H        |  |
| H        | L        | H        | H        | L                        | L                        | H        | H                        | L                        | H        |  |
| L        | H        | H        | H        | L                        | H                        | L        | L                        | H                        | L        |  |
| H        | H        | H        | H        | L                        | H                        | L        | L                        | H                        | L        |  |

H = HIGH Level, L = LOW Level

Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs  $\Sigma 1$  and  $\Sigma 2$  and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs  $\Sigma 3$ ,  $\Sigma 4$ , and C4.

## Logic Diagram

