

Sistemas Electrónicos Digitales
2º Curso Ingeniería Técnica Industrial


Lógica Modular Combinacional

José Luis Rosselló Sanz
Grupo de Tecnología Electrónica
Universitat de les Illes Balears


Índice

- Introducción
- Codificadores/Decodificadores
- Multiplexores/Demultiplexores
- Generadores/Comprobadores de paridad
- Sumadores
- Comparadores


Sistema Combinacional




Sistema secuencial



Sistema combinacional




Decodificadores




Decodificadores

- Generan los productos canónicos de las variables de entrada al sistema.
- Consisten en 'n' entradas y 2^n salidas
- Aplicación: Conversores de código


Decodificador MSI 74154




Decodificador MSI 74154



Decodificador MSI 74154



Decodificador MSI 74154



Decodificador 74154

[illegible]

H = High voltage level
L = Low voltage level
X = Don't care

Decodificador 74154

FUNCTION TABLE

[illegible]

H = High voltage level
L = Low voltage level
X = Don't care

Decodificador 74154

FUNCTION TABLE

INPUTS					OUTPUTS								OUTPUTS								
E0	E1	A0	A1	A2	A3	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9	Q10	Q11	Q12	Q13	Q14	Q15
L	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	H	L	L	L	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	L	H	L	H	L	H	H	H	H	H	H	H	H	H	H	H	H
L	L	H	H	L	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	L	H	H
L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	L	L

H = High voltage level
L = Low voltage level
X = Don't care

Decodificador 74154

FUNCTION TABLE

[illegible]

H = High voltage level
L = Low voltage level
X = Don't care

Decodificador 74154

FUNCTION TABLE

[illegible]

H = High voltage level
L = Low voltage level
X = Don't care


Decodificador 74154

[illegible]

Lógica modular con decodificadores


- Problema propuesto:
 - Implementar, con dos decodificadores 74154 un decodificador de 5 a 32 bits

Decodificador BCD-7 Segmentos




Decodificador BCD-7 Segmentos

a_3 a_2 a_1 a_0	a	b	c	d	e	f	g
0 0 0 0	1	1	1	1	1	1	0
0 0 0 1	0	1	1	0	0	0	0
0 0 1 0	1	1	0	1	1	0	1
0 0 1 1	1	1	1	1	0	0	1
0 1 0 0	0	1	1	0	0	1	1
0 1 0 1	1	0	1	1	0	1	1
0 1 1 0	1	0	1	1	1	1	1
0 1 1 1	1	1	1	0	0	0	0
1 0 0 0	1	1	1	1	1	1	1
1 0 0 1	1	1	1	1	0	1	1




Decodificador BCD-7 Segmentos

$a_3 a_2 a_1 a_0$	a	b	c	d	e	f	g
0 0 0 0	1	1	1	1	1	1	0
0 0 0 1	0	1	1	0	0	0	0
0 0 1 0	1	1	0	1	1	0	1
0 0 1 1	1	1	1	1	0	0	1
0 1 0 0	0	1	1	0	0	1	1
0 1 0 1	1	0	1	1	0	1	1
0 1 1 0	1	0	1	1	1	1	1
0 1 1 1	1	1	1	0	0	0	0
1 0 0 0	1	1	1	1	1	1	1
1 0 0 1	1	1	1	1	0	1	1




Decodificador BCD-7 Segmentos

$a_3 a_2 a_1 a_0$	a	b	c	d	e	f	g
0 0 0 0	1	1	1	1	1	1	0
0 0 0 1	0	1	1	0	0	0	0
0 0 1 0	1	1	0	1	1	0	1
0 0 1 1	1	1	1	1	0	0	1
0 1 0 0	0	1	1	0	0	1	1
0 1 0 1	1	0	1	1	0	1	1
0 1 1 0	1	0	1	1	1	1	1
0 1 1 1	1	1	1	0	0	0	0
1 0 0 0	1	1	1	1	1	1	1
1 0 0 1	1	1	1	1	0	1	1




Decodificador BCD-7 Segmentos

$a_3 a_2 a_1 a_0$	a	b	c	d	e	f	g
0 0 0 0	1	1	1	1	1	1	0
0 0 0 1	0	1	1	0	0	0	0
0 0 1 0	1	1	0	1	1	0	1
0 0 1 1	1	1	1	1	0	0	1
0 1 0 0	0	1	1	0	0	1	1
0 1 0 1	1	0	1	1	0	1	1
0 1 1 0	1	0	1	1	1	1	1
0 1 1 1	1	1	1	0	0	0	0
1 0 0 0	1	1	1	1	1	1	1
1 0 0 1	1	1	1	1	0	1	1




Decodificador BCD-7 Segmentos

$a_3 a_2 a_1 a_0$	a	b	c	d	e	f	g
0 0 0 0	1	1	1	1	1	1	0
0 0 0 1	0	1	1	0	0	0	0
0 0 1 0	1	1	0	1	1	0	1
0 0 1 1	1	1	1	1	0	0	1
0 1 0 0	0	1	1	0	0	1	1
0 1 0 1	1	0	1	1	0	1	1
0 1 1 0	1	0	1	1	1	1	1
0 1 1 1	1	1	1	0	0	0	0
1 0 0 0	1	1	1	1	1	1	1
1 0 0 1	1	1	1	1	0	1	1



Decodificador BCD-7 Segmentos

$a_3 a_2 a_1 a_0$	a	b	c	d	e	f	g
0 0 0 0	1	1	1	1	1	1	0
0 0 0 1	0	1	1	0	0	0	0
0 0 1 0	1	1	0	1	1	0	1
0 0 1 1	1	1	1	1	0	0	1
0 1 0 0	0	1	1	0	0	1	1
0 1 0 1	1	0	1	1	0	1	1
0 1 1 0	1	0	1	1	1	1	1
0 1 1 1	1	1	1	0	0	0	0
1 0 0 0	1	1	1	1	1	1	1
1 0 0 1	1	1	1	1	0	1	1




Codificadores


- Realizan la función inversa al decodificador
 - Ej: Codificación de un teclado
 - Codificador con prioridad
 - Codificador Decimal-BCD
 - Codificador Octal-Binario

Convertor Decimal-BCD

Digito	A_3	A_2	A_1	A_0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1



Convertor Decimal-BCD




Conversor Octal-Binario

Digito	A ₂	A ₁	A ₀
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

Octal-BCD	
0	
1	
2	A0
3	A1
4	A2
5	
6	
7	


Conversor MSI 74x148




Conversor de MSI 74x148

EI	0	1	2	3	4	5	6	7	EO	GS	4	2	1
1	-	-	-	-	-	-	-	-	1	1	1	1	1
0	1	1	1	1	1	1	1	1	0	1	1	1	1
0	0	1	1	1	1	1	1	1	1	0	1	1	1
0	-	0	1	1	1	1	1	1	1	0	1	1	0
0	-	-	0	1	1	1	1	1	1	0	1	0	1
0	-	-	-	0	1	1	1	1	1	0	1	0	0
0	-	-	-	-	0	1	1	1	1	0	0	1	1
0	-	-	-	-	-	0	1	1	1	0	0	1	0
0	-	-	-	-	-	-	0	1	1	0	0	0	1
0	-	-	-	-	-	-	-	0	1	0	0	0	0


Conversor de 16 a 4 líneas



Conversor de 16 a 4 líneas




Conversor de 16 a 4 líneas




Multiplexores

- 2^N canales de entrada, un canal de salida, N bits de control




Multiplexores

- 2^N canales de entrada, un canal de salida, N bits de control




Multiplexor de 4 entradas de 1 bit




Multiplexor 74157 74158

IEC/IEEE SYMBOL – 74ALS157



IEC/IEEE SYMBOL – 74ALS158



FUNCTION TABLE – 74ALS157

INPUTS				OUTPUTS
E	S	I0n	I1n	Yn
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

H = High voltage level
L = Low voltage level
X = Don't care


FUNCTION TABLE – 74ALS158

INPUTS				OUTPUTS
E	S	I0n	I1n	Yn
H	X	X	X	H
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

H = High voltage level
L = Low voltage level
X = Don't care

Multiplexor 74157 74158

IEC/IEEE SYMBOL – 74ALS157




FUNCTION TABLE – 74ALS157

INPUTS				OUTPUTS
E	S	I0n	I1n	Yn
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

H = High voltage level
L = Low voltage level
X = Don't care

IEC/IEEE SYMBOL – 74ALS158




FUNCTION TABLE – 74ALS158

INPUTS				OUTPUTS
E	S	I0n	I1n	Yn
H	X	X	X	H
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

H = High voltage level
L = Low voltage level
X = Don't care

Multiplexor 74157 74158

IEC/IEEE SYMBOL – 74ALS157




FUNCTION TABLE – 74ALS157

INPUTS				OUTPUTS
E	S	I0n	I1n	Yn
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

H = High voltage level
L = Low voltage level
X = Don't care

IEC/IEEE SYMBOL – 74ALS158




FUNCTION TABLE – 74ALS158

INPUTS				OUTPUTS
E	S	I0n	I1n	Yn
H	X	X	X	H
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L


H = High voltage level
L = Low voltage level
X = Don't care

Multiplexor 74157 74158

IEC/IEEE SYMBOL – 74ALS157



IEC/IEEE SYMBOL – 74ALS158



FUNCTION TABLE – 74ALS157

INPUTS				OUTPUTS
E	S	I0n	I1n	Yn
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

H = High voltage level
L = Low voltage level
X = Don't care


FUNCTION TABLE – 74ALS158

INPUTS				OUTPUTS
E	S	I0n	I1n	Yn
H	X	X	X	H
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

H = High voltage level
L = Low voltage level
X = Don't care

Multiplexor 74157 74158

IEC/IEEE SYMBOL – 74ALS157




FUNCTION TABLE – 74ALS157

INPUTS				OUTPUTS
E	S	I0n	I1n	Yn
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

H = High voltage level
L = Low voltage level
X = Don't care

IEC/IEEE SYMBOL – 74ALS158



FUNCTION TABLE – 74ALS158

INPUTS				OUTPUTS
E	S	I0n	I1n	Yn
H	X	X	X	H
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

H = High voltage level
L = Low voltage level
X = Don't care

Implementación de funciones

- Salida = $\sum_i (I_i m_i EN)$

- Por tanto se puede implementar cualquier función lógica $F = \sum_i (f_i m_i)$

Implementación de funciones

- Salida = $\sum_i (I_i m_i EN)$

Entrada 'i'

- Por tanto se puede implementar cualquier función lógica $F = \sum_i (f_i m_i)$


Implementación de funciones

- Salida = $\sum_i (I_i m_i EN)$

↑ ↑
Mintérmino de control
Entrada 'i'


- Por tanto se puede implementar cualquier función lógica $F = \sum_i (f_i m_i)$

Ejemplo de implementación




Implementación funciones de 4 variables

A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0




A	B	C	D	F	F
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	0
0	1	0	0	1	1
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	1	$\overline{D}$
1	0	1	1	0	$\overline{D}$
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	1	$\overline{D}$
1	1	1	1	0	$\overline{D}$


A	B	C	D	F	F
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	0
0	1	0	0	1	1
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	1	$\overline{D}$
1	0	1	1	0	$\overline{D}$
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	1	$\overline{D}$
1	1	1	1	0	$\overline{D}$




A	B	C	D	F	F
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	0
0	1	0	0	1	1
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	1	$\overline{D}$
1	0	1	1	0	$\overline{D}$
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	1	$\overline{D}$
1	1	1	1	0	$\overline{D}$




A	B	C	D	F	F
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	0
0	1	0	0	1	1
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	1	$\overline{D}$
1	0	1	1	0	$\overline{D}$
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	1	$\overline{D}$
1	1	1	1	0	$\overline{D}$



A	B	C	D	F	F
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	0
0	1	0	0	1	1
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	1	$\overline{D}$
1	0	1	1	0	$\overline{D}$
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	1	$\overline{D}$
1	1	1	1	0	$\overline{D}$






A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

Ejercicio


Implementar la función F a partir de un multiplexor de 4 bits y de la lógica necesaria

Demultiplexores

- Un canal de entrada, 2^N canales de salida, N bits de control




Demultiplexor de 1 línea a 4 líneas




Idéntico que el decodificador de 2 a 4


Demultiplexor utilizando el 74154



Demultiplexor utilizando el 74154




Generador/Comprobador de paridad





Generador/Comprobador de paridad

Generador/Comprobador de paridad




A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

Generador/Comprobador de paridad








Generador/Comprobador de paridad 74280








Número de entradas en nivel ALTO	Salidas	
	Σ Par	Σ Impar
0, 2, 4, 6, 8	1	0
1, 3, 5, 7, 9	0	1

Transmisión datos










Sumadores básicos

Semisumador


A	B	C_{out}	Σ
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



Sumadores básicos

Semisumador

A	B	C_{out}	Σ
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




Sumador completo

C_{in}	A	B	C_{out}	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Sumador completo


C_{in}	A	B	C_{out}	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




Ejercicio: Implementa un sumador completo a partir de dos semisumadores y una puerta OR

Sumador completo


C_{in}	A	B	C_{out}	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




Sumador de 4 bits (propag. acarreo)



Sumador de 4 bits (propag. acarreo)




Sumador de 4 bits (propag. acarreo)




Acarreo de grupo hacia adelante

Acarreo de grupo hacia adelante




Acarreo de grupo hacia adelante


$$A_{3..0} + B_{3..0} = \Sigma_{3..0}$$




Acarreo de grupo hacia adelante




Acarreo de grupo hacia adelante



Acarreo de grupo hacia adelante




Acarreo de grupo hacia adelante




Acarreo de grupo hacia adelante

$$A_{3..0} + B_{3..0} = \Sigma_{3..0}$$





Acarreo de grupo hacia adelante





$$A_{3..0} + B_{3..0} = \Sigma_{3..0}$$




Acarreo de grupo hacia adelante

$$A_{3..0} + B_{3..0} = \Sigma_{3..0}$$







Sumadores

- Sumador de propagación del acarreo
 - Más pequeños
 - Rizo del acarreo
 - Tiempo de propagación $N\tau$
- Sumador de acarreo de grupo hacia adelante
 - Salidas sincronizadas
 - Tiempo de propagación fijo 3τ
 - Ocupan más área (en proporción a N)

Sumadores

- Sumador de propagación del acarreo
 - Más pequeños
 - Rizo del acarreo
 - Tiempo de propagación $N\tau$
- Sumador de acarreo de grupo hacia adelante
 - Salidas sincronizadas
 - Tiempo de propagación fijo 3τ
 - Ocupan más área (en proporción a N)

```

0111
+  1
----
0110 ( $\tau$ )
0100 ( $2\tau$ )
0000 ( $3\tau$ )
1000 ( $4\tau$ )


```

```

0111
+  1
----
1000 ( $3\tau$ )

```

Sumador MSI de 4 bits (Ej. 74x83A ó 74x283)



Ejercicio: Implementar un sumador de 16 bits a partir de sumadores de 4 bits

Unidades lógico-aritméticas MSI

ALU de 4bits 74x382

S ₂	S ₁	S ₀	Función
0	0	0	F=0000
0	0	1	F=B menos A menos 1 más C _{in}
0	1	0	F=A menos B menos 1 más C _{in}
0	1	1	F=A más B más C _{in}
1	0	0	F=A⊕B
1	0	1	F=A+B
1	1	0	F=A·B
1	1	1	F=1111

OVR=1 Para desbordamiento con números con signo

S ₀	OVR
S ₁	
S ₂	
C _{IN}	
A ₀	F0
B ₀	F1
A ₁	
B ₁	F2
A ₂	
B ₂	F3
A ₃	
B ₃	

Unidades lógico-aritméticas MSI

ALU de 4bits 74x382


S ₂	S ₁	S ₀	Función
0	0	0	F=0000
0	0	1	F=B menos A menos 1 más C _{in}
0	1	0	F=A menos B menos 1 más C _{in}
0	1	1	F=A más B más C _{in}
1	0	0	F=A⊕B
1	0	1	F=A+B
1	1	0	F=A·B
1	1	1	F=1111

OVR=1 Para desbordamiento con números con signo


S ₀	OVR
S ₁	
S ₂	
C _{IN}	
A ₀	F0
B ₀	F1
A ₁	
B ₁	F2
A ₂	
B ₂	F3
A ₃	
B ₃	

Implementar un sumador de 8 bits

Sumador de 8 bits



Sumador de 8 bits




¿Qué cambios introducirías para hacer un restador?

Comparadores

Comparadores




Comparadores



Comparador de magnitud MSI


74x85	
A_0	
A_1	
A_2	
A_3	
$A > B$	$A > B$
$A = B$	$A = B$
$A < B$	$A < B$
B_0	
B_1	
B_2	
B_3	

Comparador de magnitud MSI





TODA LA
INFORMACIÓN EN EL
DATASHEET DEL
FABRICANTE

Comparador 74x85



DESCRIPTION
The 74F85 is a 4-bit magnitude comparator that can be expanded to almost any length. It compares two 4-bit binary, BCD, or other monotonic codes and presents the three possible magnitude results at the outputs. The 4-bit inputs are weighted (A₀–A₃) and (B₀–B₃) where A₃ and B₃ are the most significant bits. The operation of the 74F85 is described in the Function Table, showing all possible logic conditions. The upper part of the table describes the normal operation under all conditions that will occur in a single device or in a series expansion scheme. In the upper part of the table the three outputs are mutually exclusive. In the lower part of the table, the outputs reflect the feed-forward conditions that exist in the parallel expansion scheme. The expansion inputs I_{A<B}, I_{A=B}, and I_{A>B} are the least significant bit positions. When used for series expansion, the A>B, A=B and A<B outputs of the least significant word are connected to the corresponding I_{A<B}, I_{A=B} and I_{A>B} inputs of the next higher stage. Stages can be added in this manner to any length, but a propagation delay penalty of about 15ns is added with each additional stage. For proper operation, the expansion inputs of the least significant word should be tied as follows: I_{A<B} = Low, I_{A=B} = High, and I_{A>B} = Low.


Comparador 74x85



CONFIGURACIÓN DE
PINES DEL INTEGRADO.
RELACIÓN CON
ENTRADAS Y SALIDAS


DESCRIPTION
The 74F85 is a 4-bit magnitude comparator that can be expanded to almost any length. It compares two 4-bit binary, BCD, or other monotonic codes and presents the three possible magnitude results at the outputs. The 4-bit inputs are weighted (A₀–A₃) and (B₀–B₃) where A₃ and B₃ are the most significant bits. The operation of the 74F85 is described in the Function Table, showing all possible logic conditions. The upper part of the table describes the normal operation under all conditions that will occur in a single device or in a series expansion scheme. In the upper part of the table the three outputs are mutually exclusive. In the lower part of the table, the outputs reflect the feed-forward conditions that exist in the parallel expansion scheme. The expansion inputs I_{A<B}, I_{A=B}, and I_{A>B} are the least significant bit positions. When used for series expansion, the A>B, A=B and A<B outputs of the least significant word are connected to the corresponding I_{A<B}, I_{A=B} and I_{A>B} inputs of the next higher stage. Stages can be added in this manner to any length, but a propagation delay penalty of about 15ns is added with each additional stage. For proper operation, the expansion inputs of the least significant word should be tied as follows: I_{A<B} = Low, I_{A=B} = High, and I_{A>B} = Low.

Comparador 74x85



CONFIGURACIÓN DE
PINES DEL INTEGRADO.
RELACIÓN CON
ENTRADAS Y SALIDAS


DESCRIPTION
The 74F85 is a 4-bit magnitude comparator that can be expanded to almost any length. It compares two 4-bit binary, BCD, or other monotonic codes and presents the three possible magnitude results at the outputs. The 4-bit inputs are weighted (A₀–A₃) and (B₀–B₃) where A₃ and B₃ are the most significant bits. The operation of the 74F85 is described in the Function Table, showing all possible logic conditions. The upper part of the table describes the normal operation under all conditions that will occur in a single device or in a series expansion scheme. In the upper part of the table the three outputs are mutually exclusive. In the lower part of the table, the outputs reflect the feed-forward conditions that exist in the parallel expansion scheme. The expansion inputs I_{A<B}, I_{A=B}, and I_{A>B} are the least significant bit positions. When used for series expansion, the A>B, A=B and A<B outputs of the least significant word are connected to the corresponding I_{A<B}, I_{A=B} and I_{A>B} inputs of the next higher stage. Stages can be added in this manner to any length, but a propagation delay penalty of about 15ns is added with each additional stage. For proper operation, the expansion inputs of the least significant word should be tied as follows: I_{A<B} = Low, I_{A=B} = High, and I_{A>B} = Low.




DESCRIPCIÓN DE
FUNCIONAMIENTO:
TEXTOS EN INGLÉS

Comparador 74x85

LOGIC SYMBOL




IEC/IEEE SYMBOL




Comparador 74x85


SÍMBOLO ESQUEMÁTICO:
CLÁSICO Y ESTÁNDAR
IEEE



LOGIC SYMBOL




IEC/IEEE SYMBOL




Comparador 74x85

LOGIC DIAGRAM




Comparador 74x85

LOGIC DIAGRAM



Comparador 74x85

LOGIC DIAGRAM



Comparador 74x85

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F85	7.0ns	40mA

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE V _{CC} = 5V ±10%, T _{amb} = 0°C to +70°C	PKG DWG #
16-pin plastic DIP	N74F85N	SOT38-4
16-pin plastic SO	N74F85D	SOT162-1

Comparador 74x85

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F85	7.0ns	40mA

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE V _{CC} = 5V ±10%, T _{amb} = 0°C to +70°C	PKG DWG #
16-pin plastic DIP	N74F85N	SOT38-4
16-pin plastic SO	N74F85D	SOT162-1

Comparador 74x85

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F85	7.0ns	40mA

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE V _{CC} = 5V ±10%, T _{amb} = 0°C to +70°C	PKG DWG #
16-pin plastic DIP	N74F85N	SOT38-4
16-pin plastic SO	N74F85D	SOT162-1

Comparador 74x85

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F85	7.0ns	40mA

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$	PKG DWG #
16-pin plastic DIP	N74F85N	SOT38-4
16-pin plastic SO	N74F85D	SOT162-1

Comparador 74x85

FUNCTION TABLE

COMPARING INPUTS				EXPANSION INPUTS			OUTPUTS		
A3,B3	A2,B2	A1,B1	A0,B0	I _{A>B}	I _{A<B}	I _{A=B}	A>B	A<B	A=B
A3>B3	X	X	X	X	X	X	H	L	L
A3<B3	X	X	X	X	X	X	L	H	L
A3=B3	A2>B2	X	X	X	X	X	H	L	L
A3=B3	A2<B2	X	X	X	X	X	L	H	L
A3=B3	A2=B2	A1>B1	X	X	X	X	H	L	L
A3=B3	A2=B2	A1<B1	X	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	H	L	L
A3=B3	A2=B2	A1=B1	A0<B0	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	H	L	L	H	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	H	L	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	X	X	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	H	H	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	H	H	L

H = High voltage level
L = Low voltage level
X = Don't care

Comparador 74x85

FUNCTION TABLE

COMPARING INPUTS				EXPANSION INPUTS			OUTPUTS		
A3,B3	A2,B2	A1,B1	A0,B0	I _{A>B}	I _{A<B}	I _{A=B}	A>B	A<B	A=B
A3>B3	X	X	X	X	X	X	H	L	L
A3<B3	X	X	X	X	X	X	L	H	L
A3=B3	A2>B2	X	X	X	X	X	H	L	L
A3=B3	A2<B2	X	X	X	X	X	L	H	L
A3=B3	A2=B2	A1>B1	X	X	X	X	H	L	L
A3=B3	A2=B2	A1<B1	X	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	H	L	L
A3=B3	A2=B2	A1=B1	A0<B0	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	H	L	L	H	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	H	L	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	X	X	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	H	H	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	H	H	L

H = High voltage level
L = Low voltage level
X = Don't care

Comparador 74x85

FUNCTION TABLE

COMPARING INPUTS				EXPANSION INPUTS			OUTPUTS		
A3,B3	A2,B2	A1,B1	A0,B0	I _{A>B}	I _{A<B}	I _{A=B}	A>B	A<B	A=B
A3>B3	X	X	X	X	X	X	H	L	L
A3<B3	X	X	X	X	X	X	L	H	L
A3=B3	A2>B2	X	X	X	X	X	H	L	L
A3=B3	A2<B2	X	X	X	X	X	L	H	L
A3=B3	A2=B2	A1>B1	X	X	X	X	H	L	L
A3=B3	A2=B2	A1<B1	X	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	H	L	L
A3=B3	A2=B2	A1=B1	A0<B0	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	H	L	L	H	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	H	L	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	X	X	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	H	H	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	H	H	L

H = High voltage level
L = Low voltage level
X = Don't care

Comparador 74x85

FUNCTION TABLE

COMPARING INPUTS				EXPANSION INPUTS			OUTPUTS		
A3,B3	A2,B2	A1,B1	A0,B0	I _{A>B}	I _{A<B}	I _{A=B}	A>B	A<B	A=B
A3>B3	X	X	X	X	X	X	H	L	L
A3<B3	X	X	X	X	X	X	L	H	L
A3=B3	A2>B2	X	X	X	X	X	H	L	L
A3=B3	A2<B2	X	X	X	X	X	L	H	L
A3=B3	A2=B2	A1>B1	X	X	X	X	H	L	L
A3=B3	A2=B2	A1<B1	X	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	H	L	L
A3=B3	A2=B2	A1=B1	A0<B0	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	H	L	L	H	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	H	L	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	X	X	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	H	H	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	H	H	L

H = High voltage level
L = Low voltage level
X = Don't care

Comparador 74x85

FUNCTION TABLE

COMPARING INPUTS				EXPANSION INPUTS			OUTPUTS		
A3,B3	A2,B2	A1,B1	A0,B0	I _{A>B}	I _{A<B}	I _{A=B}	A>B	A<B	A=B
A3>B3	X	X	X	X	X	X	H	L	L
A3<B3	X	X	X	X	X	X	L	H	L
A3=B3	A2>B2	X	X	X	X	X	H	L	L
A3=B3	A2<B2	X	X	X	X	X	L	H	L
A3=B3	A2=B2	A1>B1	X	X	X	X	H	L	L
A3=B3	A2=B2	A1<B1	X	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	H	L	L
A3=B3	A2=B2	A1=B1	A0<B0	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	H	L	L	H	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	H	L	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	X	X	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	H	H	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	H	H	L

H = High voltage level
L = Low voltage level
X = Don't care

Comparador 74x85

FUNCTION TABLE

COMPARING INPUTS				EXPANSION INPUTS			OUTPUTS		
A3,B3	A2,B2	A1,B1	A0,B0	I _{A>B}	I _{A<B}	I _{A=B}	A>B	A<B	A=B
A3>B3	X	X	X	X	X	X	H	L	L
A3<B3	X	X	X	X	X	X	L	H	L
A3=B3	A2>B2	X	X	X	X	X	H	L	L
A3=B3	A2<B2	X	X	X	X	X	L	H	L
A3=B3	A2=B2	A1>B1	X	X	X	X	H	L	L
A3=B3	A2=B2	A1<B1	X	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	H	L	L
A3=B3	A2=B2	A1=B1	A0<B0	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	H	L	L	H	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	H	L	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	X	X	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	H	H	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	H	H	L


H = High voltage level
L = Low voltage level
X = Don't care

Comparador 74x85


FUNCTION TABLE

COMPARING INPUTS				EXPANSION INPUTS			OUTPUTS		
A3,B3	A2,B2	A1,B1	A0,B0	I _{A>B}	I _{A<B}	I _{A=B}	A>B	A<B	A=B
A3>B3	X	X	X	X	X	X	H	L	L
A3<B3	X	X	X	X	X	X	L	H	L
A3=B3	A2>B2	X	X	X	X	X	H	L	L
A3=B3	A2<B2	X	X	X	X	X	L	H	L
A3=B3	A2=B2	A1>B1	X	X	X	X	H	L	L
A3=B3	A2=B2	A1<B1	X	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	H	L	L
A3=B3	A2=B2	A1=B1	A0<B0	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	H	L	L	H	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	H	L	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	X	X	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	H	H	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	H	H	L


H = High voltage level
L = Low voltage level
X = Don't care




Configuración en paralelo para comparar dos números de 24 bits



Configuración en paralelo para comparar dos números de 24 bits




Configuración en paralelo para comparar dos números de 24 bits




Configuración en paralelo para comparar dos números de 24 bits

Comparación en serie



Comparación en serie



Comparación en serie

