


# Dispositivos de lógica programable

SISTEMAS ELECTRÓNICOS DIGITALES

2º Curso Ingeniería Técnica Industrial


Especialidad en Electrónica Industrial



Dr. José Luis Rosselló

## Índice

- Conceptos generales
- Dispositivos programables
- Tipos de dispositivos programables
  - PROMs
  - FPLAs
  - PALs
  - FPGAs



## Conceptos generales

- Cada circuito integrado contiene un determinado número de elementos lógicos
- Para cada tipo de aplicación el esquema de interconexiones es fija
- Posibles implementaciones de una aplicación
  - En un circuito específico (ASIC)
  - En un circuito de propósito general (programable)

Logica Programable

4

## Fundamento

- Cualquier función lógica puede expresarse como suma de productos

$$F = m_1 + m_2 + m_3 + \dots = \bar{x}\bar{y}z + \bar{z}yz + \bar{x}yz$$

- La función se realiza en dos niveles

1<sup>er</sup> nivel  $\Longrightarrow$  Producto


2<sup>o</sup> nivel  $\Longrightarrow$  Suma

Logica Programable

5

## Esquema de conexiones

- Conexión entre líneas mediante un dispositivo programable




Este elemento conector puede ser un fusible (si la programación de cada interconexión es permanente) o un transistor MOS de doble puerta si queremos que además de programable sea reconfigurable

Logica Programable

6


## Modelo de estructura AND



Logica Programable

7

## Modelo de estructura OR




Logica Programable

8

## Matriz programamable AND-OR

Permite realizar  
cuatro funciones  
logicas de n  
entradas.




Logica Programable

9

## Ejemplo de programación

Ejemplo  
sencillo:  
Full adder  
 $s = xyz + x\bar{y}\bar{z}$   
 $+ \bar{x}\bar{y}z + \bar{x}y\bar{z}$   
 $c = xyz + \bar{x}yz$   
 $+ x\bar{y}z + xy\bar{z}$



Logica Programable

10


# Dispositivos programables

- Tecnología basada en fusibles
  - Programable una sola vez
  - No-Volátil
- Tecnología basada en SRAM
  - Reconfigurable
  - Volátil
- Tecnología EPROM y EEPROM
  - Reconfigurable
  - No-Volátil

Logica Programable

11

## Tecnología basada en fusibles




Logica Programable

12

# Tecnología EPROM y EEPROM

## Transistor MOS



## Transistor n-MOS

Logica Programable


13

# Tecnología CMOS

Logica Programable

14


## Concepto de Tensión umbral ( $V_{TH}$ )



Logica Programable

15

## Curvas características del transistor n-MOS



(a)  $I_D$  en función de  $V_{DS}$



(b)  $\sqrt{I_D}$  en función de  $V_{GS}$   
(para  $V_{DS} = 5V$ )

Transistor n-MOS  $W = 100\mu m$ ,  $L = 20\mu m$

Logica Programable

16

## Transistor MOS de doble puerta




Símbolo

Logica Programable

17

## Programación del transistor de doble puerta



Programación por avalancha


Los electrones quedan atrapados en la puerta flotante

El valor efectivo de la tensión umbral aumenta debido al apantallamiento de los electrones atrapados en la puerta flotante

Logica Programable

18


## Desplazamiento de $V_{TH}$



Logica Programable

19

## Flash EEPROM



Logica Programable

20

## Cross-sections of NVM cells

Flash


*Courtesy Intel*

EPROM

Logica Programable

21

## Puertas distribuidas (esquema físico)



Logica Programable

22

## Tipos de dispositivos programables

- PROM: Matriz OR programable y AND no programable
- FPLA: Matriz AND y OR programables
- PAL: Matriz AND programable y OR no programable

Logica Programable

23

## PROM


Matriz OR programable y AND no programable

- Más rápidas si se comparan con otros tipos de lógica
- Ideales si hemos de implementar funciones que usan todos los minterminos  
Codificadores, Look-up tables
- Para  $n$  entradas tenemos  $2^n$  puertas AND  
Bastante extensas para  $n$  grande

Logica Programable

24


# PROMs



Logica Programable

25

# Esquema básico de una PROM



Logica Programable

26


## Problema 1:

- Implementar en las siguientes funciones:

$$f_1 = AB + \overline{B}C$$

$$f_2 = (A + \overline{B} + C)(\overline{A} + B)$$

$$f_3 = A + BC$$




Logica Programable

27

## Problema 2:

- Implementar un conversor de binario a código gray



Logica Programable

28

## FPLA

Matriz OR y AND programables


- Más pequeñas y flexibles que las PROM
- Cualquier término producto puede ser programado (no sólo mintérminos)
- Más lentas al tener una etapa más para ser programada

Logica Programable

29

## Problema: Voto mayoritario


- Programa la PLA de forma que proporcione el sentido del voto mayoritario de un total de cinco electores (cada voto consiste en un sí o un no).



Logica Programable

30

## Polaridad de salida programable



Logica Programable

31


## Extensión de la PLAs

- Circuitos basados en la estructura AND-OR modificada de forma que:
  - Permiten terminales bidireccionales
  - Permiten la utilización de variables intermedias

Logica Programable


32

# Pines bidireccionales y líneas de realimentación



Logica Programable

33



Logica Programable

34

## Ejemplo: Función paridad de 9 bits

- $F = x_0 \oplus x_1 \oplus x_2 \oplus x_3 \oplus x_4 \oplus x_5 \oplus x_6 \oplus x_7 \oplus x_8$
- Implementación a 2 niveles : 256 minterminos
- Implementación multinivel

$$y_0 = x_0 \oplus x_1 \oplus x_2$$


$$y_1 = x_3 \oplus x_4 \oplus x_5$$

$$y_2 = x_6 \oplus x_7 \oplus x_8$$

$$F = y_0 \oplus y_1 \oplus y_2$$

Logica Programable

35



Logica Programable


36

# PAL

Matriz AND programable y OR no programable

- Compromiso entre las FPLA y PROMs (más rápidas que las FPLA y no tan grandes como las PROMs)
- Los términos productos comunes a varias funciones tienen que ser implementados por duplicado

## PAL comercial: PAL16L8



## Problema: Programación de un comparador de 4 bits

- Programar una PAL16L8 de forma que compare dos números de cuatro bits. El sistema ha de producir tres salidas (X,Y,Z), donde X=1 sólo cuando A=B, Y=1 sólo cuando A>B y Z=1 sólo cuando A<B.

Solución:

$$X = E_3 E_2 E_1 E_0$$


$$Y = a_3 \bar{b}_3 + E_3 a_2 \bar{b}_2 + E_3 E_2 a_1 \bar{b}_1 + E_3 E_2 E_1 a_0 \bar{b}_0$$

$$Z = \bar{a}_3 b_3 + E_3 \bar{a}_2 b_2 + E_3 E_2 \bar{a}_1 b_1 + E_3 E_2 E_1 \bar{a}_0 b_0$$


Donde  $E_i$  evalúa si los bits  $a_i$  y  $b_i$  son iguales o no.

$$E_i = \bar{a}_i \bar{b}_i + a_i b_i$$

## Implementación del comparador



# PAL16R8. Salida con registros





Logica Programable


1164997L9

41

# PLDs Complejas



20-Pin DIP




20-Pin J-Lead

Logica Programable

42

# Estructura de las macro celdas


- Introducción de módulos secuenciales en las macro-celdas



Logica Programable

43



# Macrocell



Logica Programable

44


## Programación registro universal de 8 bits en EP224



Logica Programable

45

## Esquema por macro-celda




Load	SL	SR	Mem	S1	S0	out
P3	Q2	Q4	Q3			Q3
0	x	x	x	0	0	0
1	x	x	x	0	0	1
x	0	x	x	0	1	0
x	1	x	x	0	1	1
x	x	0	x	1	0	0
x	x	1	x	1	0	1
x	x	x	0	1	1	0
x	x	x	1	1	1	1

Logica Programable


46

## Programación salida Q3



47

## Arquitectura "Classic" de Altera




Logica Programmable


48

# Configuraciones

**Modo 0:**  
 Registro controlado por el reloj global.  
 La salida se controla por la lógica del término producto



**Modo 1:**  
 La salida se encuentra permanentemente habilitada.  
 El reloj se controla por la lógica del término producto




Logica Programable


49

# Integrados "Classic" de Altera

**EP610 EPLD**  
 300 puertas equiv.  
 2 Clks indep  
 16 macro-celdas  
 tpd = 10ns  
 freq = 100 MHz




**EP910 EPLD**  
 450 puertas equiv.  
 2 Clks indep  
 24 macro-celdas  
 tpd = 12ns  
 freq = 76.9 MHz



Logica Programable

50





51


## Evolución de las PLAs: Las FPGAs

- Contenido de las FPGAs:
  - Matriz de celdas regularmente dispuestas sobre silicio cuya funcionalidad es programable (las llamamos CLB)
  - Colección de celdas programables de entrada-salida dispuestas perimetralmente y que deonmnamos IOB
  - Colección de bloques de interconexión que, bajo programación permiten conectar CLBs e IOBs entre sí

Logica Programable

52





## Tipos de tecnología usada

Tecnología	Volátil	Re-Prog
SRAM	Sí	Sí
PLICE (Fusibles)	No	No
EPROM	No	Sí
EEPROM	No	Sí

Logica Programable

56

## FPGAs comerciales

- Altera (MAX, FLEX, ACEX, Cyclone, APEX,...)
- Xilinx (XC2000, XC8100, ...)
- Actel (ACT 1-4, 3200DX, 1200XL,...)
- Cross Point (CP20)
- Concurrent Logic (CLi6000)
- Quick Logic (pASIC)
- Intel (iFX780)
- AMD (MACH1,2,3,4,5)
- ATMEL (ATV)
- Pilkington (Serie TS)
- Zycad Gatefield (Serie GF)

Logica Programable

57

### Altera Devices

#### Low-Cost FPGAs

##### **Cyclone Series**

- Built from the ground up for low cost
- 60% faster than competing FPGAs
- Low power consumption

[Cyclone® III](#) [Cyclone II](#) [Cyclone](#)

#### High-End FPGAs

##### **Stratix Series**

- High-density, high-end FPGAs
- Integrated GX transceivers variant
- Design entire systems-on-a-chip

[Stratix® IV](#) [Stratix III](#) [Stratix II](#)

#### Low-Cost Transceiver-Based FPGAs

##### **Arria Series**

- Midrange FPGAs with transceivers
- Optimized for mainstream protocols up to 3.125 Gbps
- Flip-chip packaging and fourth-generation transceivers for excellent signal integrity

[Arria® GX](#)

#### HardCopy ASICs

##### **HardCopy Series**

- Lowest-risk, lowest total cost ASIC
- Seamless prototyping using Stratix series FPGAs
- Ultimate system development methodology

[HardCopy® IV](#) [HardCopy III](#) [HardCopy II](#)

#### Low-Cost CPLDs

##### **MAX Series**

- Lowest cost CPLD ever
- Lowest power for portable apps
- Instant-on single chip solution

[MAX® II](#) [MAX](#)

► [Devices Overview](#)  
► [Product Catalog \(PDF\)](#)

58

## Ejemplo de FPGA comercial, Familia MAX5000 (Multiple Array Matrix )de Altera


Table 1. MAX 5000 Device Features

Feature	EPM5032	EPM5064	EPM5128	EPM5130	EPM5192
Usable gates	600	1,250	2,500	2,500	3,750
Macrocells	32	64	128	128	192
Logic array blocks (LABs)	1	4	8	8	12
Expanders	64	128	256	256	384
Routing	Global	PIA	PIA	PIA	PIA
Maximum user I/O pins	24	36	60	84	72
$t_{PD}$ (ns)	15	25	25	25	25
$t_{ASU}$ (ns)	4	4	4	4	4
$t_{CO}$ (ns)	10	14	14	14	14
$f_{CNT}$ (MHz)	76.9	50	50	50	50

Logica Programable



59

## Arquitectura del los bloques básicos (LAB)



Logica Programable

60



<b>Table 1–1. Cyclone II FPGA Family Features (Part 1 of 2)</b>							
Feature	EP2C5 (2)	EP2C8 (2)	EP2C15 (1)	EP2C20 (2)	EP2C35	EP2C50	EP2C70
LEs	4,608	8,256	14,448	18,752	33,216	50,528	68,416
M4K RAM blocks (4 Kbits plus 512 parity bits)	26	36	52	52	105	129	250
Total RAM bits	119,808	165,888	239,616	239,616	483,840	594,432	1,152,000
Embedded multipliers (3)	13	18	26	26	35	86	150
PLLs	2	2	4	4	4	4	4

<b>Table 1–1. Cyclone II FPGA Family Features (Part 2 of 2)</b>							
Feature	EP2C5 (2)	EP2C8 (2)	EP2C15 (1)	EP2C20 (2)	EP2C35	EP2C50	EP2C70
Maximum user I/O pins	158	182	315	315	475	450	622

Logica Programable

63

<b>Table 1–2. Cyclone II Package Options &amp; Maximum User I/O Pins</b> Notes (1) (2)								
Device	144-Pin TQFP (3)	208-Pin PQFP (4)	240-Pin PQFP	256-Pin FineLine BGA	484-Pin FineLine BGA	484-Pin Ultra FineLine BGA	672-Pin FineLine BGA	896-Pin FineLine BGA
EP2C5 (6) (8)	89	142	—	158 (5)	—	—	—	—
EP2C8 (6)	85	138	—	182	—	—	—	—
EP2C8A (6), (7)	—	—	—	182	—	—	—	—
EP2C15A (6), (7)	—	—	—	152	315	—	—	—
EP2C20 (6)	—	—	142	152	315	—	—	—
EP2C20A (6), (7)	—	—	—	152	315	—	—	—
EP2C35 (6)	—	—	—	—	322	322	475	—
EP2C50 (6)	—	—	—	—	294	294	450	—
EP2C70 (6)	—	—	—	—	—	—	422	622

Logica Programable

64








Figure 2-5. Cyclone II LAB Structure



<b>Table 2-4. Cyclone II PLL Features</b>	
<b>Feature</b>	<b>Description</b>
Clock multiplication and division	$m / (n \times \text{post-scale counter})$ $m$ and post-scale counter values (C0 to C2) range from 1 to 32. $n$ ranges from 1 to 4.
Phase shift	Cyclone II PLLs have an advanced clock shift capability that enables programmable phase shifts in increments of at least 45°. The finest resolution of phase shifting is determined by the voltage control oscillator (VCO) period divided by 8 (for example, 1/1000 MHz/8 = down to 125-ps increments).
Programmable duty cycle	The programmable duty cycle allows PLLs to generate clock outputs with a variable duty cycle. This feature is supported on each PLL post-scale counter (C0-C2).


Logica Programmable 69




**Table 2-10. Number of Embedded Multipliers in Cyclone II Devices** *Note (1)*

Device	Embedded Multiplier Columns	Embedded Multipliers	9 × 9 Multipliers	18 × 18 Multipliers
EP2C5	1	13	26	13
EP2C8	1	18	36	18
EP2C15	1	26	52	26
EP2C20	1	26	52	26
EP2C35	1	35	70	35
EP2C50	2	86	172	86
EP2C70	3	150	300	150

Figure 2-18. Multiplier Block Architecture




Logica Programmable



Logica Programmable




Figure 13–22. JTAG Configuration of a Single Device Using a Download Cable





Logica Programmable


75




Logica Programmable

76





79



80